-
Notifications
You must be signed in to change notification settings - Fork 1
/
vivado_hls.log.bak
169 lines (159 loc) · 11.5 KB
/
vivado_hls.log.bak
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'leo870823' on host 'desktop-t3r8mjh' (Windows NT_amd64 version 6.2) on Mon Jan 11 18:23:04 +0800 2021
INFO: [HLS 200-10] In directory 'C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final'
Sourcing Tcl script 'C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/csim.tcl'
INFO: [HLS 200-10] Opening project 'C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal'.
INFO: [HLS 200-10] Opening solution 'C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Compiling ../../../../tb.cpp in release mode
Compiling ../../../../deblur.cpp in release mode
Compiling ../../../../divergent.cpp in release mode
Compiling ../../../../fft_top.cpp in release mode
Compiling ../../../../proximal.cpp in release mode
Generating csim.exe
In file included from C:/Xilinx/Vivado/2019.2/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
from C:/Xilinx/Vivado/2019.2/include/hls_fpo.h:186,
from C:/Xilinx/Vivado/2019.2/include/hls_half.h:44,
from C:/Xilinx/Vivado/2019.2/include/etc/ap_private.h:90,
from C:/Xilinx/Vivado/2019.2/include/ap_common.h:641,
from C:/Xilinx/Vivado/2019.2/include/ap_int.h:54,
from ../../../../tb.cpp:8:
C:/Xilinx/Vivado/2019.2/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
#define __GMP_LIBGMP_DLL 0
In file included from C:/Xilinx/Vivado/2019.2/include/hls_fpo.h:186:0,
from C:/Xilinx/Vivado/2019.2/include/hls_half.h:44,
from C:/Xilinx/Vivado/2019.2/include/etc/ap_private.h:90,
from C:/Xilinx/Vivado/2019.2/include/ap_common.h:641,
from C:/Xilinx/Vivado/2019.2/include/ap_int.h:54,
from ../../../../tb.cpp:8:
C:/Xilinx/Vivado/2019.2/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
#define __GMP_LIBGMP_DLL 1
In file included from C:/Xilinx/Vivado/2019.2/include/hls_fft_x_complex.h:68:0,
from C:/Xilinx/Vivado/2019.2/include/hls_fft.h:912,
from ../../../../tb.cpp:17:
C:/Xilinx/Vivado/2019.2/include/hls_x_complex.h:43:185: note: #pragma message: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
^
In file included from C:/Xilinx/Vivado/2019.2/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
from C:/Xilinx/Vivado/2019.2/include/hls_fpo.h:186,
from C:/Xilinx/Vivado/2019.2/include/hls_half.h:44,
from C:/Xilinx/Vivado/2019.2/include/etc/ap_private.h:90,
from C:/Xilinx/Vivado/2019.2/include/ap_common.h:641,
from C:/Xilinx/Vivado/2019.2/include/ap_fixed.h:54,
from ../../../../fft_top.h:93,
from ../../../../proximal.h:1,
from ../../../../deblur.h:1,
from ../../../../deblur.cpp:1:
C:/Xilinx/Vivado/2019.2/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
#define __GMP_LIBGMP_DLL 0
In file included from C:/Xilinx/Vivado/2019.2/include/hls_fpo.h:186:0,
from C:/Xilinx/Vivado/2019.2/include/hls_half.h:44,
from C:/Xilinx/Vivado/2019.2/include/etc/ap_private.h:90,
from C:/Xilinx/Vivado/2019.2/include/ap_common.h:641,
from C:/Xilinx/Vivado/2019.2/include/ap_fixed.h:54,
from ../../../../fft_top.h:93,
from ../../../../proximal.h:1,
from ../../../../deblur.h:1,
from ../../../../deblur.cpp:1:
C:/Xilinx/Vivado/2019.2/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
#define __GMP_LIBGMP_DLL 1
In file included from C:/Xilinx/Vivado/2019.2/include/hls_fft_x_complex.h:68:0,
from C:/Xilinx/Vivado/2019.2/include/hls_fft.h:912,
from ../../../../fft_top.h:94,
from ../../../../proximal.h:1,
from ../../../../deblur.h:1,
from ../../../../deblur.cpp:1:
C:/Xilinx/Vivado/2019.2/include/hls_x_complex.h:43:185: note: #pragma message: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
^
In file included from C:/Xilinx/Vivado/2019.2/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
from C:/Xilinx/Vivado/2019.2/include/hls_fpo.h:186,
from C:/Xilinx/Vivado/2019.2/include/hls_half.h:44,
from C:/Xilinx/Vivado/2019.2/include/etc/ap_private.h:90,
from C:/Xilinx/Vivado/2019.2/include/ap_common.h:641,
from C:/Xilinx/Vivado/2019.2/include/ap_int.h:54,
from ../../../../divergent.h:1,
from ../../../../divergent.cpp:1:
C:/Xilinx/Vivado/2019.2/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
#define __GMP_LIBGMP_DLL 0
In file included from C:/Xilinx/Vivado/2019.2/include/hls_fpo.h:186:0,
from C:/Xilinx/Vivado/2019.2/include/hls_half.h:44,
from C:/Xilinx/Vivado/2019.2/include/etc/ap_private.h:90,
from C:/Xilinx/Vivado/2019.2/include/ap_common.h:641,
from C:/Xilinx/Vivado/2019.2/include/ap_int.h:54,
from ../../../../divergent.h:1,
from ../../../../divergent.cpp:1:
C:/Xilinx/Vivado/2019.2/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
#define __GMP_LIBGMP_DLL 1
In file included from C:/Xilinx/Vivado/2019.2/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
from C:/Xilinx/Vivado/2019.2/include/hls_fpo.h:186,
from C:/Xilinx/Vivado/2019.2/include/hls_half.h:44,
from C:/Xilinx/Vivado/2019.2/include/etc/ap_private.h:90,
from C:/Xilinx/Vivado/2019.2/include/ap_common.h:641,
from C:/Xilinx/Vivado/2019.2/include/ap_fixed.h:54,
from ../../../../fft_top.h:93,
from ../../../../fft_top.cpp:93:
C:/Xilinx/Vivado/2019.2/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
#define __GMP_LIBGMP_DLL 0
In file included from C:/Xilinx/Vivado/2019.2/include/hls_fpo.h:186:0,
from C:/Xilinx/Vivado/2019.2/include/hls_half.h:44,
from C:/Xilinx/Vivado/2019.2/include/etc/ap_private.h:90,
from C:/Xilinx/Vivado/2019.2/include/ap_common.h:641,
from C:/Xilinx/Vivado/2019.2/include/ap_fixed.h:54,
from ../../../../fft_top.h:93,
from ../../../../fft_top.cpp:93:
C:/Xilinx/Vivado/2019.2/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
#define __GMP_LIBGMP_DLL 1
In file included from C:/Xilinx/Vivado/2019.2/include/hls_fft_x_complex.h:68:0,
from C:/Xilinx/Vivado/2019.2/include/hls_fft.h:912,
from ../../../../fft_top.h:94,
from ../../../../fft_top.cpp:93:
C:/Xilinx/Vivado/2019.2/include/hls_x_complex.h:43:185: note: #pragma message: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
^
In file included from C:/Xilinx/Vivado/2019.2/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
from C:/Xilinx/Vivado/2019.2/include/hls_fpo.h:186,
from C:/Xilinx/Vivado/2019.2/include/hls_half.h:44,
from C:/Xilinx/Vivado/2019.2/include/etc/ap_private.h:90,
from C:/Xilinx/Vivado/2019.2/include/ap_common.h:641,
from C:/Xilinx/Vivado/2019.2/include/ap_fixed.h:54,
from ../../../../fft_top.h:93,
from ../../../../proximal.h:1,
from ../../../../proximal.cpp:1:
C:/Xilinx/Vivado/2019.2/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
#define __GMP_LIBGMP_DLL 0
In file included from C:/Xilinx/Vivado/2019.2/include/hls_fpo.h:186:0,
from C:/Xilinx/Vivado/2019.2/include/hls_half.h:44,
from C:/Xilinx/Vivado/2019.2/include/etc/ap_private.h:90,
from C:/Xilinx/Vivado/2019.2/include/ap_common.h:641,
from C:/Xilinx/Vivado/2019.2/include/ap_fixed.h:54,
from ../../../../fft_top.h:93,
from ../../../../proximal.h:1,
from ../../../../proximal.cpp:1:
C:/Xilinx/Vivado/2019.2/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
#define __GMP_LIBGMP_DLL 1
In file included from C:/Xilinx/Vivado/2019.2/include/hls_fft_x_complex.h:68:0,
from C:/Xilinx/Vivado/2019.2/include/hls_fft.h:912,
from ../../../../fft_top.h:94,
from ../../../../proximal.h:1,
from ../../../../proximal.cpp:1:
C:/Xilinx/Vivado/2019.2/include/hls_x_complex.h:43:185: note: #pragma message: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
^
@E Simulation failed.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
4
while executing
"source C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/csim.tcl"
invoked from within
"hls::main C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/csim.tcl"
("uplevel" body line 1)
invoked from within
"uplevel 1 hls::main {*}$args"
(procedure "hls_proc" line 5)
invoked from within
"hls_proc $argv"