-
Notifications
You must be signed in to change notification settings - Fork 1k
/
timer_common_all.h
1268 lines (1063 loc) · 41.5 KB
/
timer_common_all.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
/** @addtogroup timer_defines
*
* @author @htmlonly © @endhtmlonly 2009 Piotr Esden-Tempski <piotr@esden.net>
*
*/
/*
* This file is part of the libopencm3 project.
*
* Copyright (C) 2009 Piotr Esden-Tempski <piotr@esden.net>
*
* This library is free software: you can redistribute it and/or modify
* it under the terms of the GNU Lesser General Public License as published by
* the Free Software Foundation, either version 3 of the License, or
* (at your option) any later version.
*
* This library is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU Lesser General Public License for more details.
*
* You should have received a copy of the GNU Lesser General Public License
* along with this library. If not, see <http://www.gnu.org/licenses/>.
*/
/**@{*/
/* THIS FILE SHOULD NOT BE INCLUDED DIRECTLY, BUT ONLY VIA TIMER.H
The order of header inclusion is important. timer.h includes the device
specific memorymap.h header before including this header file.*/
/** @cond */
#if defined(LIBOPENCM3_TIMER_H)
/** @endcond */
#ifndef LIBOPENCM3_TIMER_COMMON_H
#define LIBOPENCM3_TIMER_COMMON_H
/* --- Convenience macros -------------------------------------------------- */
/* Timer register base addresses (for convenience) */
/****************************************************************************/
/** @defgroup tim_reg_base Timer register base addresses
@ingroup timer_defines
@{*/
#define TIM1 TIM1_BASE
#define TIM2 TIM2_BASE
#define TIM3 TIM3_BASE
#if defined(TIM4_BASE)
#define TIM4 TIM4_BASE
#endif
#define TIM5 TIM5_BASE
#define TIM6 TIM6_BASE
#define TIM7 TIM7_BASE
#if defined(TIM8_BASE)
# define TIM8 TIM8_BASE
#endif
#if defined(TIM9_BASE)
# define TIM9 TIM9_BASE
#endif
#if defined(TIM10_BASE)
# define TIM10 TIM10_BASE
#endif
#if defined(TIM11_BASE)
# define TIM11 TIM11_BASE
#endif
#if defined(TIM12_BASE)
# define TIM12 TIM12_BASE
#endif
#if defined(TIM13_BASE)
# define TIM13 TIM13_BASE
#endif
#if defined(TIM14_BASE)
# define TIM14 TIM14_BASE
#endif
#if defined(TIM15_BASE)
# define TIM15 TIM15_BASE
#endif
#if defined(TIM16_BASE)
# define TIM16 TIM16_BASE
#endif
#if defined(TIM17_BASE)
# define TIM17 TIM17_BASE
#endif
/**@}*/
/* --- Timer registers ----------------------------------------------------- */
/* Control register 1 (TIMx_CR1) */
#define TIM_CR1(tim_base) MMIO32((tim_base) + 0x00)
#define TIM1_CR1 TIM_CR1(TIM1)
#define TIM2_CR1 TIM_CR1(TIM2)
#define TIM3_CR1 TIM_CR1(TIM3)
#define TIM4_CR1 TIM_CR1(TIM4)
#define TIM5_CR1 TIM_CR1(TIM5)
#define TIM6_CR1 TIM_CR1(TIM6)
#define TIM7_CR1 TIM_CR1(TIM7)
#define TIM8_CR1 TIM_CR1(TIM8)
#define TIM9_CR1 TIM_CR1(TIM9)
#define TIM10_CR1 TIM_CR1(TIM10)
#define TIM11_CR1 TIM_CR1(TIM11)
#define TIM12_CR1 TIM_CR1(TIM12)
#define TIM13_CR1 TIM_CR1(TIM13)
#define TIM14_CR1 TIM_CR1(TIM14)
#define TIM15_CR1 TIM_CR1(TIM15)
#define TIM16_CR1 TIM_CR1(TIM16)
#define TIM17_CR1 TIM_CR1(TIM17)
/* Control register 2 (TIMx_CR2) */
#define TIM_CR2(tim_base) MMIO32((tim_base) + 0x04)
#define TIM1_CR2 TIM_CR2(TIM1)
#define TIM2_CR2 TIM_CR2(TIM2)
#define TIM3_CR2 TIM_CR2(TIM3)
#define TIM4_CR2 TIM_CR2(TIM4)
#define TIM5_CR2 TIM_CR2(TIM5)
#define TIM6_CR2 TIM_CR2(TIM6)
#define TIM7_CR2 TIM_CR2(TIM7)
#define TIM8_CR2 TIM_CR2(TIM8)
#define TIM15_CR2 TIM_CR2(TIM15)
#define TIM16_CR2 TIM_CR2(TIM16)
#define TIM17_CR2 TIM_CR2(TIM17)
/* Slave mode control register (TIMx_SMCR) */
#define TIM_SMCR(tim_base) MMIO32((tim_base) + 0x08)
#define TIM1_SMCR TIM_SMCR(TIM1)
#define TIM2_SMCR TIM_SMCR(TIM2)
#define TIM3_SMCR TIM_SMCR(TIM3)
#define TIM4_SMCR TIM_SMCR(TIM4)
#define TIM5_SMCR TIM_SMCR(TIM5)
#define TIM8_SMCR TIM_SMCR(TIM8)
#define TIM9_SMCR TIM_SMCR(TIM9)
#define TIM12_SMCR TIM_SMCR(TIM12)
#define TIM15_SMCR TIM_SMCR(TIM15)
/* DMA/Interrupt enable register (TIMx_DIER) */
#define TIM_DIER(tim_base) MMIO32((tim_base) + 0x0C)
#define TIM1_DIER TIM_DIER(TIM1)
#define TIM2_DIER TIM_DIER(TIM2)
#define TIM3_DIER TIM_DIER(TIM3)
#define TIM4_DIER TIM_DIER(TIM4)
#define TIM5_DIER TIM_DIER(TIM5)
#define TIM6_DIER TIM_DIER(TIM6)
#define TIM7_DIER TIM_DIER(TIM7)
#define TIM8_DIER TIM_DIER(TIM8)
#define TIM9_DIER TIM_DIER(TIM9)
#define TIM10_DIER TIM_DIER(TIM10)
#define TIM11_DIER TIM_DIER(TIM11)
#define TIM12_DIER TIM_DIER(TIM12)
#define TIM13_DIER TIM_DIER(TIM13)
#define TIM14_DIER TIM_DIER(TIM14)
#define TIM15_DIER TIM_DIER(TIM15)
#define TIM16_DIER TIM_DIER(TIM16)
#define TIM17_DIER TIM_DIER(TIM17)
/* Status register (TIMx_SR) */
#define TIM_SR(tim_base) MMIO32((tim_base) + 0x10)
#define TIM1_SR TIM_SR(TIM1)
#define TIM2_SR TIM_SR(TIM2)
#define TIM3_SR TIM_SR(TIM3)
#define TIM4_SR TIM_SR(TIM4)
#define TIM5_SR TIM_SR(TIM5)
#define TIM6_SR TIM_SR(TIM6)
#define TIM7_SR TIM_SR(TIM7)
#define TIM8_SR TIM_SR(TIM8)
#define TIM9_SR TIM_SR(TIM9)
#define TIM10_SR TIM_SR(TIM10)
#define TIM11_SR TIM_SR(TIM11)
#define TIM12_SR TIM_SR(TIM12)
#define TIM13_SR TIM_SR(TIM13)
#define TIM14_SR TIM_SR(TIM14)
#define TIM15_SR TIM_SR(TIM15)
#define TIM16_SR TIM_SR(TIM16)
#define TIM17_SR TIM_SR(TIM17)
/* Event generation register (TIMx_EGR) */
#define TIM_EGR(tim_base) MMIO32((tim_base) + 0x14)
#define TIM1_EGR TIM_EGR(TIM1)
#define TIM2_EGR TIM_EGR(TIM2)
#define TIM3_EGR TIM_EGR(TIM3)
#define TIM4_EGR TIM_EGR(TIM4)
#define TIM5_EGR TIM_EGR(TIM5)
#define TIM6_EGR TIM_EGR(TIM6)
#define TIM7_EGR TIM_EGR(TIM7)
#define TIM8_EGR TIM_EGR(TIM8)
#define TIM9_EGR TIM_EGR(TIM9)
#define TIM10_EGR TIM_EGR(TIM10)
#define TIM11_EGR TIM_EGR(TIM11)
#define TIM12_EGR TIM_EGR(TIM12)
#define TIM13_EGR TIM_EGR(TIM13)
#define TIM14_EGR TIM_EGR(TIM14)
#define TIM15_EGR TIM_EGR(TIM15)
#define TIM16_EGR TIM_EGR(TIM16)
#define TIM17_EGR TIM_EGR(TIM17)
/* Capture/compare mode register 1 (TIMx_CCMR1) */
#define TIM_CCMR1(tim_base) MMIO32((tim_base) + 0x18)
#define TIM1_CCMR1 TIM_CCMR1(TIM1)
#define TIM2_CCMR1 TIM_CCMR1(TIM2)
#define TIM3_CCMR1 TIM_CCMR1(TIM3)
#define TIM4_CCMR1 TIM_CCMR1(TIM4)
#define TIM5_CCMR1 TIM_CCMR1(TIM5)
#define TIM8_CCMR1 TIM_CCMR1(TIM8)
#define TIM9_CCMR1 TIM_CCMR1(TIM9)
#define TIM10_CCMR1 TIM_CCMR1(TIM10)
#define TIM11_CCMR1 TIM_CCMR1(TIM11)
#define TIM12_CCMR1 TIM_CCMR1(TIM12)
#define TIM13_CCMR1 TIM_CCMR1(TIM13)
#define TIM14_CCMR1 TIM_CCMR1(TIM14)
#define TIM15_CCMR1 TIM_CCMR1(TIM15)
#define TIM16_CCMR1 TIM_CCMR1(TIM16)
#define TIM17_CCMR1 TIM_CCMR1(TIM17)
/* Capture/compare mode register 2 (TIMx_CCMR2) */
#define TIM_CCMR2(tim_base) MMIO32((tim_base) + 0x1C)
#define TIM1_CCMR2 TIM_CCMR2(TIM1)
#define TIM2_CCMR2 TIM_CCMR2(TIM2)
#define TIM3_CCMR2 TIM_CCMR2(TIM3)
#define TIM4_CCMR2 TIM_CCMR2(TIM4)
#define TIM5_CCMR2 TIM_CCMR2(TIM5)
#define TIM8_CCMR2 TIM_CCMR2(TIM8)
/* Capture/compare enable register (TIMx_CCER) */
#define TIM_CCER(tim_base) MMIO32((tim_base) + 0x20)
#define TIM1_CCER TIM_CCER(TIM1)
#define TIM2_CCER TIM_CCER(TIM2)
#define TIM3_CCER TIM_CCER(TIM3)
#define TIM4_CCER TIM_CCER(TIM4)
#define TIM5_CCER TIM_CCER(TIM5)
#define TIM8_CCER TIM_CCER(TIM8)
#define TIM9_CCER TIM_CCER(TIM9)
#define TIM10_CCER TIM_CCER(TIM10)
#define TIM11_CCER TIM_CCER(TIM11)
#define TIM12_CCER TIM_CCER(TIM12)
#define TIM13_CCER TIM_CCER(TIM13)
#define TIM14_CCER TIM_CCER(TIM14)
#define TIM15_CCER TIM_CCER(TIM15)
#define TIM16_CCER TIM_CCER(TIM16)
#define TIM17_CCER TIM_CCER(TIM17)
/* Counter (TIMx_CNT) */
#define TIM_CNT(tim_base) MMIO32((tim_base) + 0x24)
#define TIM1_CNT TIM_CNT(TIM1)
#define TIM2_CNT TIM_CNT(TIM2)
#define TIM3_CNT TIM_CNT(TIM3)
#define TIM4_CNT TIM_CNT(TIM4)
#define TIM5_CNT TIM_CNT(TIM5)
#define TIM6_CNT TIM_CNT(TIM6)
#define TIM7_CNT TIM_CNT(TIM7)
#define TIM8_CNT TIM_CNT(TIM8)
#define TIM9_CNT TIM_CNT(TIM9)
#define TIM10_CNT TIM_CNT(TIM10)
#define TIM11_CNT TIM_CNT(TIM11)
#define TIM12_CNT TIM_CNT(TIM12)
#define TIM13_CNT TIM_CNT(TIM13)
#define TIM14_CNT TIM_CNT(TIM14)
#define TIM15_CNT TIM_CNT(TIM15)
#define TIM16_CNT TIM_CNT(TIM16)
#define TIM17_CNT TIM_CNT(TIM17)
/* Prescaler (TIMx_PSC) */
#define TIM_PSC(tim_base) MMIO32((tim_base) + 0x28)
#define TIM1_PSC TIM_PSC(TIM1)
#define TIM2_PSC TIM_PSC(TIM2)
#define TIM3_PSC TIM_PSC(TIM3)
#define TIM4_PSC TIM_PSC(TIM4)
#define TIM5_PSC TIM_PSC(TIM5)
#define TIM6_PSC TIM_PSC(TIM6)
#define TIM7_PSC TIM_PSC(TIM7)
#define TIM8_PSC TIM_PSC(TIM8)
#define TIM9_PSC TIM_PSC(TIM9)
#define TIM10_PSC TIM_PSC(TIM10)
#define TIM11_PSC TIM_PSC(TIM11)
#define TIM12_PSC TIM_PSC(TIM12)
#define TIM13_PSC TIM_PSC(TIM13)
#define TIM14_PSC TIM_PSC(TIM14)
#define TIM15_PSC TIM_PSC(TIM15)
#define TIM16_PSC TIM_PSC(TIM16)
#define TIM17_PSC TIM_PSC(TIM17)
/* Auto-reload register (TIMx_ARR) */
#define TIM_ARR(tim_base) MMIO32((tim_base) + 0x2C)
#define TIM1_ARR TIM_ARR(TIM1)
#define TIM2_ARR TIM_ARR(TIM2)
#define TIM3_ARR TIM_ARR(TIM3)
#define TIM4_ARR TIM_ARR(TIM4)
#define TIM5_ARR TIM_ARR(TIM5)
#define TIM6_ARR TIM_ARR(TIM6)
#define TIM7_ARR TIM_ARR(TIM7)
#define TIM8_ARR TIM_ARR(TIM8)
#define TIM9_ARR TIM_ARR(TIM9)
#define TIM10_ARR TIM_ARR(TIM10)
#define TIM11_ARR TIM_ARR(TIM11)
#define TIM12_ARR TIM_ARR(TIM12)
#define TIM13_ARR TIM_ARR(TIM13)
#define TIM14_ARR TIM_ARR(TIM14)
#define TIM15_ARR TIM_ARR(TIM15)
#define TIM16_ARR TIM_ARR(TIM16)
#define TIM17_ARR TIM_ARR(TIM17)
/* Repetition counter register (TIMx_RCR) */
#define TIM_RCR(tim_base) MMIO32((tim_base) + 0x30)
#define TIM1_RCR TIM_RCR(TIM1)
#define TIM8_RCR TIM_RCR(TIM8)
#define TIM15_RCR TIM_RCR(TIM15)
#define TIM16_RCR TIM_RCR(TIM16)
#define TIM17_RCR TIM_RCR(TIM17)
/* Capture/compare register 1 (TIMx_CCR1) */
#define TIM_CCR1(tim_base) MMIO32((tim_base) + 0x34)
#define TIM1_CCR1 TIM_CCR1(TIM1)
#define TIM2_CCR1 TIM_CCR1(TIM2)
#define TIM3_CCR1 TIM_CCR1(TIM3)
#define TIM4_CCR1 TIM_CCR1(TIM4)
#define TIM5_CCR1 TIM_CCR1(TIM5)
#define TIM8_CCR1 TIM_CCR1(TIM8)
#define TIM9_CCR1 TIM_CCR1(TIM9)
#define TIM10_CCR1 TIM_CCR1(TIM10)
#define TIM11_CCR1 TIM_CCR1(TIM11)
#define TIM12_CCR1 TIM_CCR1(TIM12)
#define TIM13_CCR1 TIM_CCR1(TIM13)
#define TIM14_CCR1 TIM_CCR1(TIM14)
#define TIM15_CCR1 TIM_CCR1(TIM15)
#define TIM16_CCR1 TIM_CCR1(TIM16)
#define TIM17_CCR1 TIM_CCR1(TIM17)
/* Capture/compare register 2 (TIMx_CCR2) */
#define TIM_CCR2(tim_base) MMIO32((tim_base) + 0x38)
#define TIM1_CCR2 TIM_CCR2(TIM1)
#define TIM2_CCR2 TIM_CCR2(TIM2)
#define TIM3_CCR2 TIM_CCR2(TIM3)
#define TIM4_CCR2 TIM_CCR2(TIM4)
#define TIM5_CCR2 TIM_CCR2(TIM5)
#define TIM8_CCR2 TIM_CCR2(TIM8)
#define TIM9_CCR2 TIM_CCR2(TIM9)
#define TIM12_CCR2 TIM_CCR2(TIM12)
#define TIM15_CCR2 TIM_CCR2(TIM15)
/* Capture/compare register 3 (TIMx_CCR3) */
#define TIM_CCR3(tim_base) MMIO32((tim_base) + 0x3C)
#define TIM1_CCR3 TIM_CCR3(TIM1)
#define TIM2_CCR3 TIM_CCR3(TIM2)
#define TIM3_CCR3 TIM_CCR3(TIM3)
#define TIM4_CCR3 TIM_CCR3(TIM4)
#define TIM5_CCR3 TIM_CCR3(TIM5)
#define TIM8_CCR3 TIM_CCR3(TIM8)
/* Capture/compare register 4 (TIMx_CCR4) */
#define TIM_CCR4(tim_base) MMIO32((tim_base) + 0x40)
#define TIM1_CCR4 TIM_CCR4(TIM1)
#define TIM2_CCR4 TIM_CCR4(TIM2)
#define TIM3_CCR4 TIM_CCR4(TIM3)
#define TIM4_CCR4 TIM_CCR4(TIM4)
#define TIM5_CCR4 TIM_CCR4(TIM5)
#define TIM8_CCR4 TIM_CCR4(TIM8)
/* Break and dead-time register (TIMx_BDTR) */
#define TIM_BDTR(tim_base) MMIO32((tim_base) + 0x44)
#define TIM1_BDTR TIM_BDTR(TIM1)
#define TIM8_BDTR TIM_BDTR(TIM8)
#define TIM15_BDTR TIM_BDTR(TIM15)
#define TIM16_BDTR TIM_BDTR(TIM16)
#define TIM17_BDTR TIM_BDTR(TIM17)
/* DMA control register (TIMx_DCR) */
#define TIM_DCR(tim_base) MMIO32((tim_base) + 0x48)
#define TIM1_DCR TIM_DCR(TIM1)
#define TIM2_DCR TIM_DCR(TIM2)
#define TIM3_DCR TIM_DCR(TIM3)
#define TIM4_DCR TIM_DCR(TIM4)
#define TIM5_DCR TIM_DCR(TIM5)
#define TIM8_DCR TIM_DCR(TIM8)
#define TIM15_DCR TIM_DCR(TIM15)
#define TIM16_DCR TIM_DCR(TIM16)
#define TIM17_DCR TIM_DCR(TIM17)
/* DMA address for full transfer (TIMx_DMAR) */
#define TIM_DMAR(tim_base) MMIO32((tim_base) + 0x4C)
#define TIM1_DMAR TIM_DMAR(TIM1)
#define TIM2_DMAR TIM_DMAR(TIM2)
#define TIM3_DMAR TIM_DMAR(TIM3)
#define TIM4_DMAR TIM_DMAR(TIM4)
#define TIM5_DMAR TIM_DMAR(TIM5)
#define TIM8_DMAR TIM_DMAR(TIM8)
#define TIM15_DMAR TIM_DMAR(TIM15)
#define TIM16_DMAR TIM_DMAR(TIM16)
#define TIM17_DMAR TIM_DMAR(TIM17)
/* --- TIMx_CR1 values ----------------------------------------------------- */
/****************************************************************************/
/** @defgroup tim_x_cr1_cdr TIMx_CR1 CKD[1:0] Clock Division Ratio
@ingroup timer_defines
@{*/
/* CKD[1:0]: Clock division */
#define TIM_CR1_CKD_CK_INT (0x0 << 8)
#define TIM_CR1_CKD_CK_INT_MUL_2 (0x1 << 8)
#define TIM_CR1_CKD_CK_INT_MUL_4 (0x2 << 8)
#define TIM_CR1_CKD_CK_INT_MASK (0x3 << 8)
/**@}*/
/* ARPE: Auto-reload preload enable */
#define TIM_CR1_ARPE (1 << 7)
/* CMS[1:0]: Center-aligned mode selection */
/****************************************************************************/
/** @defgroup tim_x_cr1_cms TIMx_CR1 CMS[1:0]: Center-aligned Mode Selection
@ingroup timer_defines
@{*/
#define TIM_CR1_CMS_EDGE (0x0 << 5)
#define TIM_CR1_CMS_CENTER_1 (0x1 << 5)
#define TIM_CR1_CMS_CENTER_2 (0x2 << 5)
#define TIM_CR1_CMS_CENTER_3 (0x3 << 5)
#define TIM_CR1_CMS_MASK (0x3 << 5)
/**@}*/
/* DIR: Direction */
/****************************************************************************/
/** @defgroup tim_x_cr1_dir TIMx_CR1 DIR: Direction
@ingroup timer_defines
@{*/
#define TIM_CR1_DIR_UP (0 << 4)
#define TIM_CR1_DIR_DOWN (1 << 4)
/**@}*/
/* OPM: One pulse mode */
#define TIM_CR1_OPM (1 << 3)
/* URS: Update request source */
#define TIM_CR1_URS (1 << 2)
/* UDIS: Update disable */
#define TIM_CR1_UDIS (1 << 1)
/* CEN: Counter enable */
#define TIM_CR1_CEN (1 << 0)
/* --- TIMx_CR2 values ----------------------------------------------------- */
/****************************************************************************/
/** @defgroup tim_x_cr2_ois TIMx_CR2_OIS: Force Output Idle State Control Values
@ingroup timer_defines
@{*/
/* OIS4:*//** Output idle state 4 (OC4 output) */
#define TIM_CR2_OIS4 (1 << 14)
/* OIS3N:*//** Output idle state 3 (OC3N output) */
#define TIM_CR2_OIS3N (1 << 13)
/* OIS3:*//** Output idle state 3 (OC3 output) */
#define TIM_CR2_OIS3 (1 << 12)
/* OIS2N:*//** Output idle state 2 (OC2N output) */
#define TIM_CR2_OIS2N (1 << 11)
/* OIS2:*//** Output idle state 2 (OC2 output) */
#define TIM_CR2_OIS2 (1 << 10)
/* OIS1N:*//** Output idle state 1 (OC1N output) */
#define TIM_CR2_OIS1N (1 << 9)
/* OIS1:*//** Output idle state 1 (OC1 output) */
#define TIM_CR2_OIS1 (1 << 8)
#define TIM_CR2_OIS_MASK (0x7f << 8)
/**@}*/
/* TI1S: TI1 selection */
#define TIM_CR2_TI1S (1 << 7)
/* MMS[2:0]: Master mode selection */
/****************************************************************************/
/** @defgroup tim_mastermode TIMx_CR2 MMS[6:4]: Master Mode Selection
@ingroup timer_defines
@{*/
#define TIM_CR2_MMS_RESET (0x0 << 4)
#define TIM_CR2_MMS_ENABLE (0x1 << 4)
#define TIM_CR2_MMS_UPDATE (0x2 << 4)
#define TIM_CR2_MMS_COMPARE_PULSE (0x3 << 4)
#define TIM_CR2_MMS_COMPARE_OC1REF (0x4 << 4)
#define TIM_CR2_MMS_COMPARE_OC2REF (0x5 << 4)
#define TIM_CR2_MMS_COMPARE_OC3REF (0x6 << 4)
#define TIM_CR2_MMS_COMPARE_OC4REF (0x7 << 4)
#define TIM_CR2_MMS_MASK (0x7 << 4)
/**@}*/
/* CCDS: Capture/compare DMA selection */
#define TIM_CR2_CCDS (1 << 3)
/* CCUS: Capture/compare control update selection */
#define TIM_CR2_CCUS (1 << 2)
/* CCPC: Capture/compare preload control */
#define TIM_CR2_CCPC (1 << 0)
/* --- TIMx_SMCR values ---------------------------------------------------- */
/* ETP: External trigger polarity */
#define TIM_SMCR_ETP (1 << 15)
/* ECE: External clock enable */
#define TIM_SMCR_ECE (1 << 14)
/* ETPS[1:0]: External trigger prescaler */
#define TIM_SMCR_ETPS_OFF (0x0 << 12)
#define TIM_SMCR_ETPS_ETRP_DIV_2 (0x1 << 12)
#define TIM_SMCR_ETPS_ETRP_DIV_4 (0x2 << 12)
#define TIM_SMCR_ETPS_ETRP_DIV_8 (0x3 << 12)
#define TIM_SMCR_ETPS_MASK (0X3 << 12)
/* ETF[3:0]: External trigger filter */
#define TIM_SMCR_ETF_OFF (0x0 << 8)
#define TIM_SMCR_ETF_CK_INT_N_2 (0x1 << 8)
#define TIM_SMCR_ETF_CK_INT_N_4 (0x2 << 8)
#define TIM_SMCR_ETF_CK_INT_N_8 (0x3 << 8)
#define TIM_SMCR_ETF_DTS_DIV_2_N_6 (0x4 << 8)
#define TIM_SMCR_ETF_DTS_DIV_2_N_8 (0x5 << 8)
#define TIM_SMCR_ETF_DTS_DIV_4_N_6 (0x6 << 8)
#define TIM_SMCR_ETF_DTS_DIV_4_N_8 (0x7 << 8)
#define TIM_SMCR_ETF_DTS_DIV_8_N_6 (0x8 << 8)
#define TIM_SMCR_ETF_DTS_DIV_8_N_8 (0x9 << 8)
#define TIM_SMCR_ETF_DTS_DIV_16_N_5 (0xA << 8)
#define TIM_SMCR_ETF_DTS_DIV_16_N_6 (0xB << 8)
#define TIM_SMCR_ETF_DTS_DIV_16_N_8 (0xC << 8)
#define TIM_SMCR_ETF_DTS_DIV_32_N_5 (0xD << 8)
#define TIM_SMCR_ETF_DTS_DIV_32_N_6 (0xE << 8)
#define TIM_SMCR_ETF_DTS_DIV_32_N_8 (0xF << 8)
#define TIM_SMCR_ETF_MASK (0xF << 8)
/* MSM: Master/slave mode */
#define TIM_SMCR_MSM (1 << 7)
/* TS[2:0]: Trigger selection */
/** @defgroup tim_ts TS Trigger selection
@ingroup timer_defines
@{*/
/** Internal Trigger 0 (ITR0) */
#define TIM_SMCR_TS_ITR0 (0x0 << 4)
/** Internal Trigger 1 (ITR1) */
#define TIM_SMCR_TS_ITR1 (0x1 << 4)
/** Internal Trigger 2 (ITR2) */
#define TIM_SMCR_TS_ITR2 (0x2 << 4)
/** Internal Trigger 3 (ITR3) */
#define TIM_SMCR_TS_ITR3 (0x3 << 4)
/** TI1 Edge Detector (TI1F_ED) */
#define TIM_SMCR_TS_TI1F_ED (0x4 << 4)
/** Filtered Timer Input 1 (TI1FP1) */
#define TIM_SMCR_TS_TI1FP1 (0x5 << 4)
/** Filtered Timer Input 2 (TI2FP2) */
#define TIM_SMCR_TS_TI2FP2 (0x6 << 4)
/** External Trigger input (ETRF) */
#define TIM_SMCR_TS_ETRF (0x7 << 4)
#define TIM_SMCR_TS_MASK (0x7 << 4)
/**@}*/
/* SMS[2:0]: Slave mode selection */
/** @defgroup tim_sms SMS Slave mode selection
@ingroup timer_defines
@{*/
/** Slave mode disabled */
#define TIM_SMCR_SMS_OFF (0x0 << 0)
/** Encoder mode 1 - Counter counts up/down on TI2FP2 edge depending on TI1FP1
level. */
#define TIM_SMCR_SMS_EM1 (0x1 << 0)
/** Encoder mode 2 - Counter counts up/down on TI1FP1 edge depending on TI2FP2
level. */
#define TIM_SMCR_SMS_EM2 (0x2 << 0)
/** Encoder mode 3 - Counter counts up/down on both TI1FP1 and TI2FP2 edges
depending on the level of the complementary input. */
#define TIM_SMCR_SMS_EM3 (0x3 << 0)
/** Reset Mode - Rising edge of the selected trigger input (TRGI) reinitializes
* the counter and generates an update of the registers.
*/
#define TIM_SMCR_SMS_RM (0x4 << 0)
/** Gated Mode - The counter clock is enabled when the trigger input (TRGI) is
* high.
*/
#define TIM_SMCR_SMS_GM (0x5 << 0)
/** Trigger Mode - The counter starts at a rising edge of the trigger TRGI. */
#define TIM_SMCR_SMS_TM (0x6 << 0)
/** External Clock Mode 1 - Rising edges of the selected trigger (TRGI) clock
* the counter.
*/
#define TIM_SMCR_SMS_ECM1 (0x7 << 0)
#define TIM_SMCR_SMS_MASK (0x7 << 0)
/**@}*/
/* --- TIMx_DIER values ---------------------------------------------------- */
/****************************************************************************/
/** @defgroup tim_irq_enable TIMx_DIER Timer DMA and Interrupt Enable Values
@ingroup timer_defines
@{*/
/* TDE:*//** Trigger DMA request enable */
#define TIM_DIER_TDE (1 << 14)
/* COMDE:*//** COM DMA request enable */
#define TIM_DIER_COMDE (1 << 13)
/* CC4DE:*//** Capture/Compare 4 DMA request enable */
#define TIM_DIER_CC4DE (1 << 12)
/* CC3DE:*//** Capture/Compare 3 DMA request enable */
#define TIM_DIER_CC3DE (1 << 11)
/* CC2DE:*//** Capture/Compare 2 DMA request enable */
#define TIM_DIER_CC2DE (1 << 10)
/* CC1DE:*//** Capture/Compare 1 DMA request enable */
#define TIM_DIER_CC1DE (1 << 9)
/* UDE*//**: Update DMA request enable */
#define TIM_DIER_UDE (1 << 8)
/* BIE:*//** Break interrupt enable */
#define TIM_DIER_BIE (1 << 7)
/* TIE:*//** Trigger interrupt enable */
#define TIM_DIER_TIE (1 << 6)
/* COMIE:*//** COM interrupt enable */
#define TIM_DIER_COMIE (1 << 5)
/* CC4IE:*//** Capture/compare 4 interrupt enable */
#define TIM_DIER_CC4IE (1 << 4)
/* CC3IE:*//** Capture/compare 3 interrupt enable */
#define TIM_DIER_CC3IE (1 << 3)
/* CC2IE:*//** Capture/compare 2 interrupt enable */
#define TIM_DIER_CC2IE (1 << 2)
/* CC1IE:*//** Capture/compare 1 interrupt enable */
#define TIM_DIER_CC1IE (1 << 1)
/* UIE:*//** Update interrupt enable */
#define TIM_DIER_UIE (1 << 0)
/**@}*/
/* --- TIMx_SR values ------------------------------------------------------ */
/****************************************************************************/
/** @defgroup tim_sr_values TIMx_SR Timer Status Register Flags
@ingroup timer_defines
@{*/
/* CC4OF:*//** Capture/compare 4 overcapture flag */
#define TIM_SR_CC4OF (1 << 12)
/* CC3OF:*//** Capture/compare 3 overcapture flag */
#define TIM_SR_CC3OF (1 << 11)
/* CC2OF:*//** Capture/compare 2 overcapture flag */
#define TIM_SR_CC2OF (1 << 10)
/* CC1OF:*//** Capture/compare 1 overcapture flag */
#define TIM_SR_CC1OF (1 << 9)
/* BIF:*//** Break interrupt flag */
#define TIM_SR_BIF (1 << 7)
/* TIF:*//** Trigger interrupt flag */
#define TIM_SR_TIF (1 << 6)
/* COMIF:*//** COM interrupt flag */
#define TIM_SR_COMIF (1 << 5)
/* CC4IF:*//** Capture/compare 4 interrupt flag */
#define TIM_SR_CC4IF (1 << 4)
/* CC3IF:*//** Capture/compare 3 interrupt flag */
#define TIM_SR_CC3IF (1 << 3)
/* CC2IF:*//** Capture/compare 2 interrupt flag */
#define TIM_SR_CC2IF (1 << 2)
/* CC1IF:*//** Capture/compare 1 interrupt flag */
#define TIM_SR_CC1IF (1 << 1)
/* UIF:*//** Update interrupt flag */
#define TIM_SR_UIF (1 << 0)
/**@}*/
/* --- TIMx_EGR values ----------------------------------------------------- */
/****************************************************************************/
/** @defgroup tim_event_gen TIMx_EGR Timer Event Generator Values
@ingroup timer_defines
@{*/
/* BG:*//** Break generation */
#define TIM_EGR_BG (1 << 7)
/* TG:*//** Trigger generation */
#define TIM_EGR_TG (1 << 6)
/* COMG:*//** Capture/compare control update generation */
#define TIM_EGR_COMG (1 << 5)
/* CC4G:*//** Capture/compare 4 generation */
#define TIM_EGR_CC4G (1 << 4)
/* CC3G:*//** Capture/compare 3 generation */
#define TIM_EGR_CC3G (1 << 3)
/* CC2G:*//** Capture/compare 2 generation */
#define TIM_EGR_CC2G (1 << 2)
/* CC1G:*//** Capture/compare 1 generation */
#define TIM_EGR_CC1G (1 << 1)
/* UG:*//** Update generation */
#define TIM_EGR_UG (1 << 0)
/**@}*/
/* --- TIMx_CCMR1 values --------------------------------------------------- */
/* --- Output compare mode --- */
/* OC2CE: Output compare 2 clear enable */
#define TIM_CCMR1_OC2CE (1 << 15)
/* OC2M[2:0]: Output compare 2 mode */
#define TIM_CCMR1_OC2M_FROZEN (0x0 << 12)
#define TIM_CCMR1_OC2M_ACTIVE (0x1 << 12)
#define TIM_CCMR1_OC2M_INACTIVE (0x2 << 12)
#define TIM_CCMR1_OC2M_TOGGLE (0x3 << 12)
#define TIM_CCMR1_OC2M_FORCE_LOW (0x4 << 12)
#define TIM_CCMR1_OC2M_FORCE_HIGH (0x5 << 12)
#define TIM_CCMR1_OC2M_PWM1 (0x6 << 12)
#define TIM_CCMR1_OC2M_PWM2 (0x7 << 12)
#define TIM_CCMR1_OC2M_MASK (0x7 << 12)
/* OC2PE: Output compare 2 preload enable */
#define TIM_CCMR1_OC2PE (1 << 11)
/* OC2FE: Output compare 2 fast enable */
#define TIM_CCMR1_OC2FE (1 << 10)
/* CC2S[1:0]: Capture/compare 2 selection */
/* Note: CC2S bits are writable only when the channel is OFF (CC2E = 0 in
* TIMx_CCER). */
#define TIM_CCMR1_CC2S_OUT (0x0 << 8)
#define TIM_CCMR1_CC2S_IN_TI2 (0x1 << 8)
#define TIM_CCMR1_CC2S_IN_TI1 (0x2 << 8)
#define TIM_CCMR1_CC2S_IN_TRC (0x3 << 8)
#define TIM_CCMR1_CC2S_MASK (0x3 << 8)
/* OC1CE: Output compare 1 clear enable */
#define TIM_CCMR1_OC1CE (1 << 7)
/* OC1M[2:0]: Output compare 1 mode */
#define TIM_CCMR1_OC1M_FROZEN (0x0 << 4)
#define TIM_CCMR1_OC1M_ACTIVE (0x1 << 4)
#define TIM_CCMR1_OC1M_INACTIVE (0x2 << 4)
#define TIM_CCMR1_OC1M_TOGGLE (0x3 << 4)
#define TIM_CCMR1_OC1M_FORCE_LOW (0x4 << 4)
#define TIM_CCMR1_OC1M_FORCE_HIGH (0x5 << 4)
#define TIM_CCMR1_OC1M_PWM1 (0x6 << 4)
#define TIM_CCMR1_OC1M_PWM2 (0x7 << 4)
#define TIM_CCMR1_OC1M_MASK (0x7 << 4)
/* OC1PE: Output compare 1 preload enable */
#define TIM_CCMR1_OC1PE (1 << 3)
/* OC1FE: Output compare 1 fast enable */
#define TIM_CCMR1_OC1FE (1 << 2)
/* CC1S[1:0]: Capture/compare 1 selection */
/* Note: CC2S bits are writable only when the channel is OFF (CC2E = 0 in
* TIMx_CCER). */
#define TIM_CCMR1_CC1S_OUT (0x0 << 0)
#define TIM_CCMR1_CC1S_IN_TI2 (0x2 << 0)
#define TIM_CCMR1_CC1S_IN_TI1 (0x1 << 0)
#define TIM_CCMR1_CC1S_IN_TRC (0x3 << 0)
#define TIM_CCMR1_CC1S_MASK (0x3 << 0)
/* --- Input capture mode --- */
/* IC2F[3:0]: Input capture 2 filter */
#define TIM_CCMR1_IC2F_OFF (0x0 << 12)
#define TIM_CCMR1_IC2F_CK_INT_N_2 (0x1 << 12)
#define TIM_CCMR1_IC2F_CK_INT_N_4 (0x2 << 12)
#define TIM_CCMR1_IC2F_CK_INT_N_8 (0x3 << 12)
#define TIM_CCMR1_IC2F_DTF_DIV_2_N_6 (0x4 << 12)
#define TIM_CCMR1_IC2F_DTF_DIV_2_N_8 (0x5 << 12)
#define TIM_CCMR1_IC2F_DTF_DIV_4_N_6 (0x6 << 12)
#define TIM_CCMR1_IC2F_DTF_DIV_4_N_8 (0x7 << 12)
#define TIM_CCMR1_IC2F_DTF_DIV_8_N_6 (0x8 << 12)
#define TIM_CCMR1_IC2F_DTF_DIV_8_N_8 (0x9 << 12)
#define TIM_CCMR1_IC2F_DTF_DIV_16_N_5 (0xA << 12)
#define TIM_CCMR1_IC2F_DTF_DIV_16_N_6 (0xB << 12)
#define TIM_CCMR1_IC2F_DTF_DIV_16_N_8 (0xC << 12)
#define TIM_CCMR1_IC2F_DTF_DIV_32_N_5 (0xD << 12)
#define TIM_CCMR1_IC2F_DTF_DIV_32_N_6 (0xE << 12)
#define TIM_CCMR1_IC2F_DTF_DIV_32_N_8 (0xF << 12)
#define TIM_CCMR1_IC2F_MASK (0xF << 12)
/* IC2PSC[1:0]: Input capture 2 prescaler */
#define TIM_CCMR1_IC2PSC_OFF (0x0 << 10)
#define TIM_CCMR1_IC2PSC_2 (0x1 << 10)
#define TIM_CCMR1_IC2PSC_4 (0x2 << 10)
#define TIM_CCMR1_IC2PSC_8 (0x3 << 10)
#define TIM_CCMR1_IC2PSC_MASK (0x3 << 10)
/* IC1F[3:0]: Input capture 1 filter */
#define TIM_CCMR1_IC1F_OFF (0x0 << 4)
#define TIM_CCMR1_IC1F_CK_INT_N_2 (0x1 << 4)
#define TIM_CCMR1_IC1F_CK_INT_N_4 (0x2 << 4)
#define TIM_CCMR1_IC1F_CK_INT_N_8 (0x3 << 4)
#define TIM_CCMR1_IC1F_DTF_DIV_2_N_6 (0x4 << 4)
#define TIM_CCMR1_IC1F_DTF_DIV_2_N_8 (0x5 << 4)
#define TIM_CCMR1_IC1F_DTF_DIV_4_N_6 (0x6 << 4)
#define TIM_CCMR1_IC1F_DTF_DIV_4_N_8 (0x7 << 4)
#define TIM_CCMR1_IC1F_DTF_DIV_8_N_6 (0x8 << 4)
#define TIM_CCMR1_IC1F_DTF_DIV_8_N_8 (0x9 << 4)
#define TIM_CCMR1_IC1F_DTF_DIV_16_N_5 (0xA << 4)
#define TIM_CCMR1_IC1F_DTF_DIV_16_N_6 (0xB << 4)
#define TIM_CCMR1_IC1F_DTF_DIV_16_N_8 (0xC << 4)
#define TIM_CCMR1_IC1F_DTF_DIV_32_N_5 (0xD << 4)
#define TIM_CCMR1_IC1F_DTF_DIV_32_N_6 (0xE << 4)
#define TIM_CCMR1_IC1F_DTF_DIV_32_N_8 (0xF << 4)
#define TIM_CCMR1_IC1F_MASK (0xF << 4)
/* IC1PSC[1:0]: Input capture 1 prescaler */
#define TIM_CCMR1_IC1PSC_OFF (0x0 << 2)
#define TIM_CCMR1_IC1PSC_2 (0x1 << 2)
#define TIM_CCMR1_IC1PSC_4 (0x2 << 2)
#define TIM_CCMR1_IC1PSC_8 (0x3 << 2)
#define TIM_CCMR1_IC1PSC_MASK (0x3 << 2)
/* --- TIMx_CCMR2 values --------------------------------------------------- */
/* --- Output compare mode --- */
/* OC4CE: Output compare 4 clear enable */
#define TIM_CCMR2_OC4CE (1 << 15)
/* OC4M[2:0]: Output compare 4 mode */
#define TIM_CCMR2_OC4M_FROZEN (0x0 << 12)
#define TIM_CCMR2_OC4M_ACTIVE (0x1 << 12)
#define TIM_CCMR2_OC4M_INACTIVE (0x2 << 12)
#define TIM_CCMR2_OC4M_TOGGLE (0x3 << 12)
#define TIM_CCMR2_OC4M_FORCE_LOW (0x4 << 12)
#define TIM_CCMR2_OC4M_FORCE_HIGH (0x5 << 12)
#define TIM_CCMR2_OC4M_PWM1 (0x6 << 12)
#define TIM_CCMR2_OC4M_PWM2 (0x7 << 12)
#define TIM_CCMR2_OC4M_MASK (0x7 << 12)
/* OC4PE: Output compare 4 preload enable */
#define TIM_CCMR2_OC4PE (1 << 11)
/* OC4FE: Output compare 4 fast enable */
#define TIM_CCMR2_OC4FE (1 << 10)
/* CC4S[1:0]: Capture/compare 4 selection */
/* Note: CC2S bits are writable only when the channel is OFF (CC2E = 0 in
* TIMx_CCER). */
#define TIM_CCMR2_CC4S_OUT (0x0 << 8)
#define TIM_CCMR2_CC4S_IN_TI4 (0x1 << 8)
#define TIM_CCMR2_CC4S_IN_TI3 (0x2 << 8)
#define TIM_CCMR2_CC4S_IN_TRC (0x3 << 8)
#define TIM_CCMR2_CC4S_MASK (0x3 << 8)
/* OC3CE: Output compare 3 clear enable */
#define TIM_CCMR2_OC3CE (1 << 7)
/* OC3M[2:0]: Output compare 3 mode */
#define TIM_CCMR2_OC3M_FROZEN (0x0 << 4)
#define TIM_CCMR2_OC3M_ACTIVE (0x1 << 4)
#define TIM_CCMR2_OC3M_INACTIVE (0x2 << 4)
#define TIM_CCMR2_OC3M_TOGGLE (0x3 << 4)
#define TIM_CCMR2_OC3M_FORCE_LOW (0x4 << 4)
#define TIM_CCMR2_OC3M_FORCE_HIGH (0x5 << 4)
#define TIM_CCMR2_OC3M_PWM1 (0x6 << 4)
#define TIM_CCMR2_OC3M_PWM2 (0x7 << 4)
#define TIM_CCMR2_OC3M_MASK (0x7 << 4)
/* OC3PE: Output compare 3 preload enable */
#define TIM_CCMR2_OC3PE (1 << 3)
/* OC3FE: Output compare 3 fast enable */
#define TIM_CCMR2_OC3FE (1 << 2)
/* CC3S[1:0]: Capture/compare 3 selection */
/* Note: CC2S bits are writable only when the channel is OFF (CC2E = 0 in
* TIMx_CCER). */
#define TIM_CCMR2_CC3S_OUT (0x0 << 0)
#define TIM_CCMR2_CC3S_IN_TI3 (0x1 << 0)
#define TIM_CCMR2_CC3S_IN_TI4 (0x2 << 0)
#define TIM_CCMR2_CC3S_IN_TRC (0x3 << 0)
#define TIM_CCMR2_CC3S_MASK (0x3 << 0)
/* --- Input capture mode --- */
/* IC4F[3:0]: Input capture 4 filter */
#define TIM_CCMR2_IC4F_OFF (0x0 << 12)
#define TIM_CCMR2_IC4F_CK_INT_N_2 (0x1 << 12)
#define TIM_CCMR2_IC4F_CK_INT_N_4 (0x2 << 12)
#define TIM_CCMR2_IC4F_CK_INT_N_8 (0x3 << 12)
#define TIM_CCMR2_IC4F_DTF_DIV_2_N_6 (0x4 << 12)
#define TIM_CCMR2_IC4F_DTF_DIV_2_N_8 (0x5 << 12)
#define TIM_CCMR2_IC4F_DTF_DIV_4_N_6 (0x6 << 12)
#define TIM_CCMR2_IC4F_DTF_DIV_4_N_8 (0x7 << 12)
#define TIM_CCMR2_IC4F_DTF_DIV_8_N_6 (0x8 << 12)
#define TIM_CCMR2_IC4F_DTF_DIV_8_N_8 (0x9 << 12)
#define TIM_CCMR2_IC4F_DTF_DIV_16_N_5 (0xA << 12)
#define TIM_CCMR2_IC4F_DTF_DIV_16_N_6 (0xB << 12)
#define TIM_CCMR2_IC4F_DTF_DIV_16_N_8 (0xC << 12)
#define TIM_CCMR2_IC4F_DTF_DIV_32_N_5 (0xD << 12)
#define TIM_CCMR2_IC4F_DTF_DIV_32_N_6 (0xE << 12)
#define TIM_CCMR2_IC4F_DTF_DIV_32_N_8 (0xF << 12)
#define TIM_CCMR2_IC4F_MASK (0xF << 12)
/* IC4PSC[1:0]: Input capture 4 prescaler */
#define TIM_CCMR2_IC4PSC_OFF (0x0 << 10)
#define TIM_CCMR2_IC4PSC_2 (0x1 << 10)
#define TIM_CCMR2_IC4PSC_4 (0x2 << 10)
#define TIM_CCMR2_IC4PSC_8 (0x3 << 10)
#define TIM_CCMR2_IC4PSC_MASK (0x3 << 10)
/* IC3F[3:0]: Input capture 3 filter */
#define TIM_CCMR2_IC3F_OFF (0x0 << 4)
#define TIM_CCMR2_IC3F_CK_INT_N_2 (0x1 << 4)
#define TIM_CCMR2_IC3F_CK_INT_N_4 (0x2 << 4)
#define TIM_CCMR2_IC3F_CK_INT_N_8 (0x3 << 4)
#define TIM_CCMR2_IC3F_DTF_DIV_2_N_6 (0x4 << 4)
#define TIM_CCMR2_IC3F_DTF_DIV_2_N_8 (0x5 << 4)
#define TIM_CCMR2_IC3F_DTF_DIV_4_N_6 (0x6 << 4)
#define TIM_CCMR2_IC3F_DTF_DIV_4_N_8 (0x7 << 4)
#define TIM_CCMR2_IC3F_DTF_DIV_8_N_6 (0x8 << 4)
#define TIM_CCMR2_IC3F_DTF_DIV_8_N_8 (0x9 << 4)
#define TIM_CCMR2_IC3F_DTF_DIV_16_N_5 (0xA << 4)
#define TIM_CCMR2_IC3F_DTF_DIV_16_N_6 (0xB << 4)
#define TIM_CCMR2_IC3F_DTF_DIV_16_N_8 (0xC << 4)
#define TIM_CCMR2_IC3F_DTF_DIV_32_N_5 (0xD << 4)
#define TIM_CCMR2_IC3F_DTF_DIV_32_N_6 (0xE << 4)
#define TIM_CCMR2_IC3F_DTF_DIV_32_N_8 (0xF << 4)
#define TIM_CCMR2_IC3F_MASK (0xF << 4)
/* IC3PSC[1:0]: Input capture 3 prescaler */
#define TIM_CCMR2_IC3PSC_OFF (0x0 << 2)
#define TIM_CCMR2_IC3PSC_2 (0x1 << 2)
#define TIM_CCMR2_IC3PSC_4 (0x2 << 2)
#define TIM_CCMR2_IC3PSC_8 (0x3 << 2)
#define TIM_CCMR2_IC3PSC_MASK (0x3 << 2)
/* --- TIMx_CCER values ---------------------------------------------------- */
/* CC4NP: Capture/compare 4 complementary output polarity */
#define TIM_CCER_CC4NP (1 << 15)
/* CC4P: Capture/compare 4 output polarity */
#define TIM_CCER_CC4P (1 << 13)
/* CC4E: Capture/compare 4 output enable */
#define TIM_CCER_CC4E (1 << 12)
/* CC3NP: Capture/compare 3 complementary output polarity */
#define TIM_CCER_CC3NP (1 << 11)
/* CC3NE: Capture/compare 3 complementary output enable */
#define TIM_CCER_CC3NE (1 << 10)
/* CC3P: Capture/compare 3 output polarity */
#define TIM_CCER_CC3P (1 << 9)
/* CC3E: Capture/compare 3 output enable */
#define TIM_CCER_CC3E (1 << 8)
/* CC2NP: Capture/compare 2 complementary output polarity */
#define TIM_CCER_CC2NP (1 << 7)
/* CC2NE: Capture/compare 2 complementary output enable */
#define TIM_CCER_CC2NE (1 << 6)
/* CC2P: Capture/compare 2 output polarity */
#define TIM_CCER_CC2P (1 << 5)
/* CC2E: Capture/compare 2 output enable */
#define TIM_CCER_CC2E (1 << 4)
/* CC1NP: Capture/compare 1 complementary output polarity */
#define TIM_CCER_CC1NP (1 << 3)
/* CC1NE: Capture/compare 1 complementary output enable */
#define TIM_CCER_CC1NE (1 << 2)
/* CC1P: Capture/compare 1 output polarity */
#define TIM_CCER_CC1P (1 << 1)
/* CC1E: Capture/compare 1 output enable */
#define TIM_CCER_CC1E (1 << 0)