-
Chair of Processor Design, CfAED, Technische Universität Dresden
- Dresden
-
11:19
(UTC +02:00)
Block or Report
Block or report liuyh-Horizon
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abusePopular repositories
-
-
QModels-Brevitas-Example
QModels-Brevitas-Example PublicQuantized Neural Network Models and source codes trained by Brevitas
Jupyter Notebook 1
-
Gesundheit-WeChat-miniprogram
Gesundheit-WeChat-miniprogram PublicGesundheit留德华人华侨抗疫互助平台-微信小程序
JavaScript 1
-
AXI-GPIO-Ultra96V2
AXI-GPIO-Ultra96V2 PublicSimple Project for Beginners of Ultra96 V2: Implement a simple Verilog project to load two 32-bits integers from PS to PL and transmit their sum back based on AXI-GPIO
C
-
AXI-SimpleDMA-Ultra96V2
AXI-SimpleDMA-Ultra96V2 PublicSimple Project for Beginners of Ultra96 V2: Implement a simple Verilog project to transmit an 32-bits integer array from PS to PL. PL computes the sum of received data and transmits the result back…
VHDL
-
AXI-MultiDMA-Ultra96V2
AXI-MultiDMA-Ultra96V2 PublicSimple Project for Beginners of Ultra96 V2: Implement a simple Verilog project to transmit an 32-bits integer array from PS to PL in four DMAs. PL computes the sum of received data and transmits th…
VHDL
If the problem persists, check the GitHub status page or contact support.