/
pr59316.ll
64 lines (56 loc) · 1.98 KB
/
pr59316.ll
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt < %s -passes=lowerswitch -S | FileCheck %s
define i64 @f(i1 %bool, i128 %i128) {
; CHECK-LABEL: @f(
; CHECK-NEXT: BB:
; CHECK-NEXT: br label [[NODEBLOCK1:%.*]]
; CHECK: NodeBlock1:
; CHECK-NEXT: [[PIVOT2:%.*]] = icmp slt i128 [[I128:%.*]], 16201310291018008446
; CHECK-NEXT: br i1 [[PIVOT2]], label [[LEAFBLOCK:%.*]], label [[NODEBLOCK:%.*]]
; CHECK: NodeBlock:
; CHECK-NEXT: [[PIVOT:%.*]] = icmp slt i128 [[I128]], 16201310291018008447
; CHECK-NEXT: br i1 [[PIVOT]], label [[SW_C3:%.*]], label [[SW_C2:%.*]]
; CHECK: LeafBlock:
; CHECK-NEXT: [[SWITCHLEAF:%.*]] = icmp eq i128 [[I128]], 16201310291018008445
; CHECK-NEXT: br i1 [[SWITCHLEAF]], label [[SW_C4:%.*]], label [[SW_C1:%.*]]
; CHECK: BB1:
; CHECK-NEXT: unreachable
; CHECK: SW_C1:
; CHECK-NEXT: br i1 [[BOOL:%.*]], label [[BB1:%.*]], label [[SW_C1]]
; CHECK: SW_C2:
; CHECK-NEXT: ret i64 0
; CHECK: SW_C3:
; CHECK-NEXT: ret i64 1
; CHECK: SW_C4:
; CHECK-NEXT: ret i64 2
;
BB:
switch i128 %i128, label %BB1 [
i128 627, label %SW_C1
i128 16201310291018008447, label %SW_C2
i128 16201310291018008446, label %SW_C3
i128 16201310291018008445, label %SW_C4
]
BB1: ; preds = %SW_C1, %BB
unreachable
SW_C1: ; preds = %SW_C1, %BB
br i1 %bool, label %BB1, label %SW_C1
SW_C2: ; preds = %BB
ret i64 0
SW_C3: ; preds = %BB
ret i64 1
SW_C4: ; preds = %BB
ret i64 2
}
define i64 @f_empty(i1 %bool, i128 %i128) {
; CHECK-LABEL: @f_empty(
; CHECK-NEXT: BB:
; CHECK-NEXT: br label [[BB1:%.*]]
; CHECK: BB1:
; CHECK-NEXT: unreachable
;
BB:
switch i128 %i128, label %BB1 []
BB1: ; preds = %BB
unreachable
}