You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Timing failures are intermittent. Potentially triggered by congestion and large filling factor. Failure is usually in the sys_clk domain, in the CPU (IIRC).
It looks like par starts with a particular unlucky guess and then can't find its way out. Overriding the libc rng seed with LD_PRELOAD does not help. Same code, same options can lead to success and failure. Sometimes ten builds in a row succeed followed by five builds failing.
Do we require this being fixed for the release?
The text was updated successfully, but these errors were encountered:
Turns out there are still some places in the Python part of the gateware that are still affected by this annoying Python iteration randomization, and the generated Verilog changes from one run to the next, which may in turn affect PAR. Does setting PYTHONHASHSEED help, as a workaround?
Timing failures are intermittent. Potentially triggered by congestion and large filling factor. Failure is usually in the sys_clk domain, in the CPU (IIRC).
It looks like par starts with a particular unlucky guess and then can't find its way out. Overriding the libc rng seed with LD_PRELOAD does not help. Same code, same options can lead to success and failure. Sometimes ten builds in a row succeed followed by five builds failing.
Do we require this being fixed for the release?
The text was updated successfully, but these errors were encountered: