/
magxboot.l
683 lines (666 loc) · 13 KB
/
magxboot.l
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
RESVALID EQU $426
RESVECTOR EQU $42A
PHYSTOP EQU $42E
_MEMTOP EQU $436
TRP14RET EQU $486
__MD EQU $49E
_HZ_200 EQU $4BA
_SYSBASE EQU $4F2
MEMVAL3 EQU $51A
PROC_TYPE EQU $59E
_COOKIE EQU $5A0
RAMTOP EQU $5A4
RAMVALID EQU $5A8
rw_parameter EQU $C60B
CT60_MODE_READ EQU 0
CT60_BOOT_ORDER EQU 3
ILABEL TOS.Q
DEBUT:
MOVE.L 4(SP),A5;d‚but de la basepage
MOVE.L $C(A5),D0;taille segment TEXT
ADD.L $14(A5),D0;taille segment DATA
ADD.L $1C(A5),D0;taille segment BSS
ADD.L #1800,D0;pour la pile et la basepage
AND.B #$FE,D0
LEA -104(A5,D0.L),SP
SETBLOCK D0,(A5)
MOVE.L #"MagX",D0
BSR GET_COOKIE
BPL \1
CLR.L MACHINE
CLR CT60
CLR CTPCI
CLR EXT_CLOCK
CLR IDE_SLAVE
MOVE.L #"_MCH",D0
BSR GET_COOKIE
BMI.S \2;pas de cookie-jar
MOVE.L D0,A0
MOVE.L (A0),MACHINE
\2:CMP.L #$30000,MACHINE;FALCON
BNE.S \3
CLR.L FPU
MOVE.L #"_CPU",D0
BSR GET_COOKIE
BMI.S \3;pas de cookie-jar
MOVE.L D0,A0
MOVE.L (A0),CPU
CMP.L #60,CPU
BNE.S \3
ST.B CT60
CLR.L -(SP)
MOVE.l #CT60_BOOT_ORDER,-(SP)
MOVE.W #CT60_MODE_READ,-(SP)
MOVE.W #rw_parameter,-(SP)
TRAP #14
LEA 12(SP),SP
TST.L D0
BMI.S \50
;0: New boot SCSI0-7 -> IDE0-1
;1: New boot IDE0-1 -> SCSI0-7
;2: New boot SCSI7-0 -> IDE1-0
;3: New boot IDE1-0 -> SCSI7-0
;4: Old boot SCSI0-7 -> IDE0-1
;5: Old boot IDE0-1 -> SCSI0-7
;6; Old boot SCSI7-0 -> IDE1-0
;7: Old boot IDE1-0 -> SCSI7-0
BTST #1,D0
SNE.B D0
EXT.W D0
MOVE D0,IDE_SLAVE
\50:MOVE.L #"_PCI",D0
BSR GET_COOKIE
SPL.B D0
EXT.W D0
MOVE.W D0,CTPCI
MOVE.L #"_FPU",D0
BSR GET_COOKIE
BMI.S \3;pas de cookie-jar
MOVE.L D0,A0
MOVE.L (A0),FPU
\3:PRINTLINE MESS
KBSHIFT #-1
AND #3,D0;touches SHIFT
CMP #3,D0
BEQ \1
MOVE.L #"_FRQ",D0;internal clock
BSR GET_COOKIE
BMI \41
MOVE.L D0,A0
MOVE.L (A0),D0
CMP.L #32,D0
BLS \41
LINK A5,#-4
CLR -2(A5)
LEA -4(A5),A0
MOVEQ #2,D1
BSR CONV_DECI
PRINTLINE MESS20
PRINTLINE -4(A5)
PRINTLINE MESS22
UNLK A5
MOVE.L #"_FRE",D0;external clock
BSR GET_COOKIE
BMI.S \41
MOVE.L D0,A0
MOVE.L (A0),D0
MOVE.L D0,-(SP)
LINK A5,#-4
CLR -2(A5)
LEA -4(A5),A0
MOVEQ #2,D1
BSR CONV_DECI
PRINTLINE MESS21
PRINTLINE -4(A5)
PRINTLINE MESS22
UNLK A5
MOVE.L (SP)+,D0
CMP.L #32,D0
BNE.S \41
ST.B EXT_CLOCK
\41:OPEN #0,NOM_MAGIC+1
MOVE D0,D7
BMI \1
LSEEK #2,D7,#0
MOVE.L D0,D6
BLE \1
LSEEK #0,D7,#0
TST.L D0
BMI \1
MALLOC D6
TST.L D0
BLE \1
MOVE.L D0,A6
READ (A6),D6,D7
MOVE.L D0,-(SP)
CLOSE D7
CMP.L (SP)+,D6
BNE \1
TST.L D0
BMI \1
CMP #$601A,(A6)
BNE \1
MOVE.L $30(A6),A0
LEA $1C(A6,A0.L),A0
CMP.L #$87654321,(A0)+
BNE \1
MOVE.L (A0)+,A5
ADDQ.L #4,A0
CMP.L #"MAGX",(A0)
BNE \1
SUPER 0
MOVE.L #$1000000,__MD
CMP.L #$1357BD13,RAMVALID
BNE.S \4
CMP.L #$1080000,RAMTOP
BCS.S \4
MOVE.L #$1000000,A5
\4:CMP.L #$20000,MACHINE
BCS.S \5
MOVE #$300,D0
CMP.L #$30000,MACHINE
BCS.S \6
MOVE #$400,D0
\6:MOVE D0,$1E(A6)
\5:CURDRV
MOVE.L $30(A6),A0
LEA $1C(A6,A0.L),A0
LEA $7A(A0),A0
CMP.L #$5F5F5F5F,(A0)
BNE.S \8
ADD.B #"A",D0
MOVE.B D0,(A0)+
MOVE.B #":",(A0)+
LEA NOM_MAGIC,A1
\7:MOVE.B (A1)+,(A0)+
BNE.S \7
\8:MOVE.L 2(A6),D0
ADD.L 6(A6),D0
MOVE.L D0,D5
ADD.L $E(A6),D0
LEA $1C(A6,D0.L),A3
LEA (A6,D6.L),A2
CMP.L A2,A3
BCC.S \9
LEA $1C(A6),A0;reloge MagiC
MOVE.L (A3)+,D0
\10:ADD.L D0,A0
MOVE.L A5,D0
ADD.L D0,(A0)
\11:CMP.L A2,A3
BHI.S \9
MOVEQ #0,D0
MOVE.B (A3)+,D0
BEQ.S \9
CMP.B #1,D0
BNE.S \10
LEA 254(A0),A0
BRA.S \11
\9:LEA $1C(A6),A0
LEA (A0,D5.L),A1
MOVEQ #0,D0
\12:ADD.L (A0)+,D0
CMP.L A0,A1
BCS.S \12
MOVE.L D0,TRP14RET
TST CT60
BEQ \21
LEA $1C(A6),A1;patchs
MOVE.L D5,D1
LSR.L #1,D1
MOVEQ #0,D2
\22:MOVE.L (A1),D0;caches
CMP.L #$203C0000,D0;MOVE.L #$808,D0
BNE.S \26
CMP.L #$08084E7B,4(A1);MOVEC.L D0,CACR
BEQ.S \27
CMP.L #$31114E7B,4(A1);MOVE.L #$3111,D0
BNE.S \26
MOVE.L #$203CA080,(A1)
MOVE.L #$80004E7B,4(A1)
PRINTLINE MESS1
ADDQ #1,D2
BRA \23
\27:MOVE.L #$70004E7B,(A1)
MOVE.L #$00024E71,4(A1)
MOVE #$F4F8,8(A1);CPUSHA BC
PRINTLINE MESS2
ADDQ #1,D2
BRA \23
\26:CMP.L #$4E7A0002,D0;MOVE.L CACR,D0
BNE.S \37
CMP.L #$08C00003,4(A1);BSET #3,D0
BNE.S \37
CMP.L #$4E7B0002,8(A1);MOVEC.L D0,CACR
BNE.S \37
CMP.L #$70021238,12(A1)
BNE.S \37
MOVE.L #$4E714E71,D0
MOVE.L D0,(A1)
MOVE.L D0,4(A1)
MOVE.L D0,8(A1)
PRINTLINE MESS3
ADDQ #1,D2
BRA \23
\37:CMP.L #$03C80000,D0;MOVE.L D1,(A0)
BNE.S \24
CMP.L #$03C80008,4(A1);MOVEP.L D1,8(A0)
BNE.S \24
CMP.L #$03C80010,8(A1);MOVEP.L D1,16(A0)
BNE.S \24
MOVE.L #$72E84230,(A1)
MOVE.L #$10185481,4(A1)
MOVE.L #$66F84E71,8(A1)
PRINTLINE MESS4
ADDQ #1,D2
BRA \23
\24:CMP.L #$203C0088,D0;MOVE.L #$00880105,D0
BNE.S \25
CMP.L #$010501C8,4(A1);MOVEP.L D0,$26(A0)
BNE.S \25
CMP #$0026,8(A1)
BNE.S \25
MOVE.L #$42280026,(A1)
MOVE.L #$117C0088,4(A1)
MOVE.L #$0028117C,8(A1)
MOVE.L #$0001002A,12(A1)
MOVE.L #$117C0005,16(A1)
MOVE.L #$002C6038,20(A1)
PRINTLINE MESS5
ADDQ #1,D2
BRA \23
\25:CMP.L #$204F7000,D0;060
BNE.S \28
CMP #$21FC,4(A1)
BNE.S \28
MOVE.L #$703C4E75,(A1)
PRINTLINE MESS6
ADDQ #1,D2
BRA \23
\28:CMP.L #$41F80008,D0;vecteurs
BNE.S \31
CMP.L #$703D43FA,4(A1)
BNE.S \31
MOVE #$7008,4(A1)
PRINTLINE MESS7
ADDQ #1,D2
BRA \23
\31:CMP.L #$703D20C9,D0;vecteurs
BNE.S \32
CMP.L #$D3C151C8,4(A1)
BNE.S \32
MOVE #$7008,(A1)
PRINTLINE MESS8
ADDQ #1,D2
BRA \23
\32:CMP.L #$21C80010,D0;vecteurs
BNE.S \33
CMP.L #$21C8002C,4(A1)
BNE.S \33
MOVE.L #$4E714E71,4(A1)
PRINTLINE MESS9
ADDQ #1,D2
BRA \23
\33:CMP.L #$4E700CB8,D0;reset
BNE.S \34
CMP.L #$31415926,4(A1)
BNE \23
PRINTLINE MESS10
ADDQ #1,D2
BRA.S \36
\34:CMP.L #$4E7021F8,D0;reset
BNE.S \35
CMP.L #$00040008,4(A1)
BNE.S \33
PRINTLINE MESS11
ADDQ #1,D2
\36:MOVE #$4E71,(A1)
BRA \23
\35:CMP.L #$4E7B0002,D0;Init DSP
BNE.S \38
CMP.L #$0C380004,4(A1)
BNE.S \38
CMP #$665E,10(A1)
BNE.S \38
CMP #$6100,12(A1)
BNE.S \38
MOVE.L #$4E714E71,12(A1)
PRINTLINE MESS12
ADDQ #1,D2
BRA \23
\38:CMP.L #$610008A6,D0;floppy
BNE.S \39
CMP.L #$61000AF2,4(A1)
BNE.S \39
CMP.L #$3CBC0180,8(A1)
BNE.S \39
MOVE.L #$610008BA,4(A1)
PRINTLINE MESS13
BRA \23
\39:CMP.L #$54415441,D0;FPU cookie
BNE.S \40
CMP.L #$54415441,4(A1)
BNE.S \40
CMP #$50F8,8(A1)
BNE.S \40
MOVE #$7210,6(A1)
PRINTLINE MESS14
ADDQ #1,D2
TST.L FPU
BNE \23
MOVE #$7200,6(A1)
BRA \23
\40:CMP.L #$F3274A17,D0;context FPU
BNE.S \45
CMP.L #$670CF227,4(A1)
BNE.S \45
CMP.L #$E0FFF227,8(A1)
BNE.S \45
MOVE.L #$4E714E71,2(A1)
PRINTLINE MESS18
ADDQ #1,D2
BRA \23
\45:TST.L FPU
BNE.S \46
CMP.L #$F3790100,D0;FPU FRESTORE
BNE.S \46
MOVE.L #$4E714E71,(A1)
MOVE #$4E71,4(A1)
BRA \23
\46:CMP.L #$703F20D9,D0;PMMU tree 030
BNE.S \43
CMP.L #$51C8FFFC,4(A1)
BNE.S \43
MOVE #$4E71,2(A1)
PRINTLINE MESS15
ADDQ #1,D2
BRA \23
\43:TST EXT_CLOCK
BEQ.S \47
CMP.L #$720211C1,D0;horloge externe
BNE.S \44
CMP #$820A,4(A1)
BNE.S \44
MOVE.L #$4E714E71,(A1)
MOVE #$4E71,4(A1)
PRINTLINE MESS16
ADDQ #1,D2
BRA \23
\44:CMP.L #$31D8820A,D0;horloge externe
BNE.S \47
CMP #$4E75,4(A1)
BNE.S \47
MOVE.L #$4E714E71,(A1)
PRINTLINE MESS17
ADDQ #1,D2
BRA \23
\47:TST CTPCI
BEQ.S \48
CMP.L #$46FC2300,D0;move #$2300,SR
BNE.S \48
CMP #$7001,4(A1)
BNE.S \48
MOVE #$4E40,4(A1);trap #0 TOS
PRINTLINE MESS24
ADDQ #1,D2
BRA \23
\48:TST IDE_SLAVE
BEQ.S \52
CMP.L #$70102078,D0;moveq #$70,D0
BNE.S \52
CMP.W #$04C6,4(A1)
BNE.S \52
MOVE.W #$7011,(A1)
PRINTLINE MESS25
ADDQ #1,D2
MOVEQ #49,D0
MOVE.L A1,A0
\53:ADDQ.L #2,A0
CMP.L #$78106100,(A0);moveq #$70,D4
DBEQ D0,\53
BNE \23
MOVE.W #$7811,(A0)
PRINTLINE MESS25
ADDQ #1,D2
BRA \23
\52:CMP.L #$40C1007C,D0;PSG imprimante
BNE \23
CMP.L #$070043F8,4(A1)
BNE \23
CMP.L #$880045E9,8(A1)
BNE \23
CMP.L #$000212BC,12(A1)
BNE \23
CMP.L #$00071011,16(A1)
BNE \23
CMP.L #$000000C0,20(A1)
BNE \23
CMP.L #$148012BC,24(A1)
BNE \23
CMP.L #$000F1498,28(A1)
BNE \23
CMP.L #$12BC000E,32(A1)
BNE \23
CMP.L #$10110200,36(A1)
BNE \23
CMP.L #$00DF1480,40(A1)
BNE \23
CMP.L #$14800000,44(A1)
BNE \23
CMP.L #$00201480,48(A1)
BNE \23
CMP.L #$46C170FF,52(A1)
BNE \23
CMP #$4E75,56(A1)
BNE \23
MOVE.L #$40E7007C,(A1)
MOVE.L #$070043F8,4(A1)
MOVE.L #$880045E9,8(A1)
MOVE.L #$0002720F,12(A1)
MOVE.L #$1018611C,16(A1)
MOVE.L #$720E6112,20(A1)
MOVE.L #$08800005,24(A1)
MOVE.L #$611208C0,28(A1)
MOVE.L #$0005610C,32(A1)
MOVE.L #$46DF70FF,36(A1)
MOVE.L #$4E751281,40(A1)
MOVE.L #$10114E75,44(A1)
MOVE.L #$12811480,48(A1)
MOVE.L #$4E754E71,52(A1)
MOVE #$4E71,56(A1)
PRINTLINE MESS23
ADDQ #1,D2
\23:ADDQ #2,A1
SUBQ.L #1,D1
BGT \22
MOVEQ #19,D3
TST CTPCI
BEQ.S \49
ADDQ #1,D3
\49:TST EXT_CLOCK
BEQ.S \42
ADDQ #3,D3
\42:TST IDE_SLAVE
BEQ.S \51
ADDQ #3,D3
\51:CMP D3,D2
BEQ \21
PRINTLINE ERR
LINK A5,#-4
CLR -2(A5)
LEA -4(A5),A0
MOVE.L D2,D0
MOVEQ #2,D1
BSR CONV_DECI
PRINTLINE -4(A5)
CONOUT #"/"
LEA -4(A5),A0
MOVE.L D3,D0
MOVEQ #2,D1
BSR CONV_DECI
PRINTLINE -4(A5)
UNLK A5
CONOUT #")"
CONIN_WE
\21:OR #$700,SR;interdit interruptions
LEA \14(PC),A1
LEA $600,A0
MOVEQ #((\1-\14)/4)-1,D0
\13:MOVE.L (A1)+,(A0)+
DBRA D0,\13
MOVE.L _MEMTOP,PHYSTOP
CMP.L #40,CPU
BCS.S \15
DC.W $F478;CPUSHA DC
MOVEQ #0,D0;inhibe & vide caches
DC.L $4E7B0002;MOVEC.L D0,CACR
DC.W $F4D8;CINVA BC
BRA.S \29
\15:CMP.L #20,CPU
BCS.S \29
DC.L $4E7A0002;MOVEC.L CACR,D0
OR #$808,D0;CD caches vid‚s
DC.L $4E7B0002;MOVEC.L D0,CACR
\29:JMP $600
\14:MOVE.L A5,A0
LEA $1C(A6),A1
MOVE.L D5,D0
LSR.L #3,D0
SUBQ.L #1,D0
CMP.L A0,A1;d‚place MagiC
BHI.S \16
BEQ.S \18
ADD.L D5,A1
ADD.L D5,A0
\17:MOVE.L -(A1),-(A0)
MOVE.L -(A1),-(A0)
DBRA D0,\17
BRA.S \18
\16:MOVE.L (A1)+,(A0)+
MOVE.L (A1)+,(A0)+
DBRA D0,\16
\18:MOVE.L #$5555AAAA,MEMVAL3
MOVE.L #$31415926,RESVALID
MOVE.L A5,RESVECTOR
CMP.L #$1000000,A5
BNE.S \19
ADD.L D5,__MD
BRA.S \20
\19:ADD.L D5,$C(A5)
MOVE.L $14(A5),A0
CMP.L #$87654321,(A0)+
BNE.S \20
ADD.L D5,(A0)
\20:CLR.L _HZ_200
JMP (A5)
NOP
\1:TERM
ILLEGAL
RTS
CONV_DECI:;A0:pointeur cible chaŚne ASCII, D0:valeur sur 32 bits, D1:nombre de chiffres
BSR CONV_DECI_SIMPLE
SUBQ #1,D1
BEQ.S \1
SWAP D0
TST D0
BNE.S \3;d‚passement
MOVEQ #0,D0
\2:CMP.B #"0",(A0,D0)
BNE.S \1
MOVE.B #" ",(A0,D0);enl‚ve les z‚ros inutiles
ADDQ #1,D0
CMP D1,D0
BNE.S \2
BRA.S \1
\3:MOVE.B #"?",(A0,D1)
DBRA D1,\3
\1:RTS
CONV_DECI_SIMPLE:;A0:pointeur cible chaŚne ASCII, D0:valeur sur 32 bits, D1:nombre de chiffres
MOVE D1,-(SP)
SUBQ #1,D1
MOVE.L D0,-(SP)
\1:MOVEQ #0,D0
MOVE (SP),D0
DIVU #10,D0;poids fort /10
MOVE D0,(SP);r‚sultat poids fort
MOVE 2(SP),D0
DIVU #10,D0;((reste * 65536) + poids faible)/10
MOVE D0,2(SP);r‚sultat poids faible
SWAP D0
OR #$30,D0
MOVE.B D0,(A0,D1)
DBRA D1,\1
ADDQ.L #4,SP
MOVE (SP)+,D1
RTS
GET_COOKIE:;nom dans D0.L, au retour si < 0 pas de cookie
;retourne le pointeur sur donn‚e cookie dans D0
MOVEM.L D1-A1/A6,-(SP)
MOVE.L D0,D6
SUB.L A6,A6
SUPER 1
TST.L D0
BMI.S \5;mode superviseur
SUPER 0
MOVE.L D0,A6;sauve SSP
\5:MOVEQ #0,D7
MOVE.L _COOKIE,D0
BEQ.S \1
MOVE.L D0,A0
\2:TST.L (A0)
BEQ.S \1
CMP.L (A0),D6
BNE.S \3
MOVE.L A0,D7
ADDQ #4,D7
BRA.S \1
\3:ADDQ #8,A0
BRA.S \2
\1:MOVE.L A6,D0
BEQ.S \4
SUPER (A6)
\4:MOVEQ #-1,D6
MOVE.L D7,D0
BEQ.S \6
MOVEQ #0,D6
\6:TST D6
MOVEM.L (SP)+,D1-A1/A6
RTS
DATA
MESS:DC.B 13,10,10,27,"p MagiC-BOOTER ",27,"q",13,10,0
MESS1:DC.B 13,10,"Patch cache 1",0
MESS2:DC.B 13,10,"Patch cache 2",0
MESS3:DC.B 13,10,"Patch cache 3",0
MESS4:DC.B 13,10,"Patch movep 1",0
MESS5:DC.B 13,10,"Patch movep 2",0
MESS6:DC.B 13,10,"Patch CPU type",0
MESS7:DC.B 13,10,"Patch vectors 1",0
MESS8:DC.B 13,10,"Patch vectors 2",0
MESS9:DC.B 13,10,"Patch vectors 3",0
MESS10:DC.B 13,10,"Patch reset 1",0
MESS11:DC.B 13,10,"Patch reset 2",0
MESS12:DC.B 13,10,"Patch DSP",0
MESS13:DC.B 13,10,"Patch floppy",0
MESS14:DC.B 13,10,"Patch FPU cookie",0
MESS15:DC.B 13,10,"Patch PMMU 030 tree",0
MESS16:DC.B 13,10,"Patch external clock 32MHz RGB monitor 1",0
MESS17:DC.B 13,10,"Patch external clock 32MHz RGB monitor 2",0
MESS18:DC.B 13,10,"Patch context FPU",0
MESS20:DC.B 13,10,"Internal clock : ",0
MESS21:DC.B ", External clock : ",0
MESS22:DC.B " Mhz",0
MESS23:DC.B 13,10,"Patch PSG printer",0
MESS24:DC.B 13,10,"Patch CTPCI",0
MESS25:DC.B 13,10,"Patch boot IDE slave",0
NOM_MAGIC:DC.B "\magic.ram",0
ERR:DC.B 13,10,10,"WARNING ! A part is not patched ! (",0
BSS
ALIGN.W
CT60:DS.W 1
CTPCI:DS.W 1
IDE_SLAVE:DS.W 1
EXT_CLOCK:DS.W 1
MACHINE:DS.L 1
CPU:DS.L 1
FPU:DS.L 1
END