/
system.v
1633 lines (1442 loc) · 32.3 KB
/
system.v
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
/*
* Milkymist SoC
* Copyright (C) 2007, 2008, 2009, 2010, 2011 Sebastien Bourdeauducq
*
* This program is free software: you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation, version 3 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/>.
*/
`include "setup.v"
`include "lm32_include.v"
module system(
input clkin50,
// Boot ROM
output [23:0] flash_adr,
inout [15:0] flash_d,
output flash_oe_n,
output flash_we_n,
output flash_ce_n,
output flash_rst_n,
input flash_sts,
// UART
input uart_rx,
output uart_tx,
// GPIO
input btn1,
input btn2,
input btn3,
output led1,
output led2,
// DDR SDRAM
output sdram_clk_p,
output sdram_clk_n,
output sdram_cke,
output sdram_cs_n,
output sdram_we_n,
output sdram_cas_n,
output sdram_ras_n,
output [3:0] sdram_dm,
output [12:0] sdram_adr,
output [1:0] sdram_ba,
inout [31:0] sdram_dq,
inout [3:0] sdram_dqs,
// VGA
output vga_psave_n,
output vga_hsync_n,
output vga_vsync_n,
output [7:0] vga_r,
output [7:0] vga_g,
output [7:0] vga_b,
output vga_clk,
inout vga_sda,
output vga_sdc,
// Memory card
inout [3:0] mc_d,
inout mc_cmd,
output mc_clk,
// AC97
input ac97_clk,
input ac97_sin,
output ac97_sout,
output ac97_sync,
output ac97_rst_n,
// USB
output usba_spd,
output usba_oe_n,
input usba_rcv,
inout usba_vp,
inout usba_vm,
output usbb_spd,
output usbb_oe_n,
input usbb_rcv,
inout usbb_vp,
inout usbb_vm,
// Ethernet
output phy_rst_n,
input phy_tx_clk,
output [3:0] phy_tx_data,
output phy_tx_en,
output phy_tx_er,
input phy_rx_clk,
input [3:0] phy_rx_data,
input phy_dv,
input phy_rx_er,
input phy_col,
input phy_crs,
input phy_irq_n,
output phy_mii_clk,
inout phy_mii_data,
output phy_clk,
// Video Input
input [7:0] videoin_p,
input videoin_hs,
input videoin_vs,
input videoin_field,
input videoin_llc,
input videoin_irq_n,
output videoin_rst_n,
inout videoin_sda,
output videoin_sdc,
// MIDI
output midi_tx,
input midi_rx,
// DMX512
input dmxa_r,
output dmxa_de,
output dmxa_d,
input dmxb_r,
output dmxb_de,
output dmxb_d,
// IR
input ir_rx,
// Expansion connector
input [11:0] exp,
// PCB revision
input [3:0] pcb_revision
);
//------------------------------------------------------------------
// Clock and Reset Generation
//------------------------------------------------------------------
wire hard_reset;
wire reset_button = btn1 & btn2 & btn3;
`ifndef SIMULATION
wire clkin50_b;
IBUFG clk50_ibuf(
.I(clkin50),
.O(clkin50_b)
);
wire clk24_pll;
wire phy_clk_pll;
wire clkgen600_fb;
PLL_BASE #(
.COMPENSATION("INTERNAL"),
.BANDWIDTH("OPTIMIZED"),
.CLKOUT0_DIVIDE(25), // 24 MHz
.CLKOUT1_DIVIDE(24), // 25 MHz
.CLKOUT2_DIVIDE(1),
.CLKOUT3_DIVIDE(1),
.CLKOUT4_DIVIDE(1),
.CLKOUT5_DIVIDE(1),
.CLKOUT0_PHASE(0.0),
.CLKOUT1_PHASE(0.0),
.CLKOUT2_PHASE(0.0),
.CLKOUT3_PHASE(0.0),
.CLKOUT4_PHASE(0.0),
.CLKOUT5_PHASE(0.0),
.CLKOUT0_DUTY_CYCLE(0.50),
.CLKOUT1_DUTY_CYCLE(0.50),
.CLKOUT2_DUTY_CYCLE(0.50),
.CLKOUT3_DUTY_CYCLE(0.50),
.CLKOUT4_DUTY_CYCLE(0.50),
.CLKOUT5_DUTY_CYCLE(0.50),
.CLKFBOUT_MULT(12), // 600 MHz
.DIVCLK_DIVIDE(1),
.CLKFBOUT_PHASE(0.0),
.REF_JITTER(0.100),
.CLKIN_PERIOD(0.000)
) clkgen600 (
.CLKOUT0(clk24_pll),
.CLKOUT1(phy_clk_pll),
.CLKOUT2(),
.CLKOUT3(),
.CLKOUT4(),
.CLKOUT5(),
.CLKFBOUT(clkgen600_fb),
.CLKIN(clkin50_b),
.CLKFBIN(clkgen600_fb),
.LOCKED(),
.RST(1'b0)
);
wire clk24;
BUFG clk24_buf(
.I(clk24_pll),
.O(clk24)
);
OBUF phy_clk_obuf(
.I(phy_clk_pll),
.O(phy_clk)
);
wire usb_clk_pll;
wire sys_clk_pll;
wire sys_clk_n_pll;
wire clkgen720_fb;
PLL_BASE #(
.COMPENSATION("INTERNAL"),
.BANDWIDTH("OPTIMIZED"),
.CLKOUT0_DIVIDE(10), // 72 MHz
.CLKOUT1_DIVIDE(9), // 80 MHz
.CLKOUT2_DIVIDE(9), // 80 MHz, 180deg phase shift
.CLKOUT3_DIVIDE(1),
.CLKOUT4_DIVIDE(1),
.CLKOUT5_DIVIDE(1),
.CLKOUT0_PHASE(0.0),
.CLKOUT1_PHASE(0.0),
.CLKOUT2_PHASE(180.0),
.CLKOUT3_PHASE(0.0),
.CLKOUT4_PHASE(0.0),
.CLKOUT5_PHASE(0.0),
.CLKOUT0_DUTY_CYCLE(0.50),
.CLKOUT1_DUTY_CYCLE(0.50),
.CLKOUT2_DUTY_CYCLE(0.50),
.CLKOUT3_DUTY_CYCLE(0.50),
.CLKOUT4_DUTY_CYCLE(0.50),
.CLKOUT5_DUTY_CYCLE(0.50),
.CLKFBOUT_MULT(30), // 720 MHz
.DIVCLK_DIVIDE(1),
.CLKFBOUT_PHASE(0.0),
.REF_JITTER(0.100),
.CLKIN_PERIOD(0.000)
) clkgen720 (
.CLKOUT0(usb_clk_pll),
.CLKOUT1(sys_clk_pll),
.CLKOUT2(sys_clk_n_pll),
.CLKOUT3(),
.CLKOUT4(),
.CLKOUT5(),
.CLKFBOUT(clkgen720_fb),
.CLKIN(clk24),
.CLKFBIN(clkgen720_fb),
.LOCKED(),
.RST(1'b0)
);
wire usb_clk;
BUFG clkgen720_b1(
.I(usb_clk_pll),
.O(usb_clk)
);
wire sys_clk;
BUFG clkgen720_b2(
.I(sys_clk_pll),
.O(sys_clk)
);
wire sys_clk_n;
BUFG clkgen720_b3(
.I(sys_clk_n_pll),
.O(sys_clk_n)
);
`else
wire sys_clk = clkin;
wire sys_clk_n = ~clkin;
`endif
reg trigger_reset;
always @(posedge sys_clk) trigger_reset <= hard_reset|reset_button;
reg [19:0] rst_debounce;
reg sys_rst;
initial rst_debounce <= 20'hFFFFF;
initial sys_rst <= 1'b1;
always @(posedge sys_clk) begin
if(trigger_reset)
rst_debounce <= 20'hFFFFF;
else if(rst_debounce != 20'd0)
rst_debounce <= rst_debounce - 20'd1;
sys_rst <= rst_debounce != 20'd0;
end
assign ac97_rst_n = ~sys_rst;
assign videoin_rst_n = ~sys_rst;
/*
* We must release the Flash reset before the system reset
* because the Flash needs some time to come out of reset
* and the CPU begins fetching instructions from it
* as soon as the system reset is released.
* From datasheet, minimum reset pulse width is 100ns
* and reset-to-read time is 150ns.
*/
reg [7:0] flash_rstcounter;
initial flash_rstcounter <= 8'd0;
always @(posedge sys_clk) begin
if(trigger_reset)
flash_rstcounter <= 8'd0;
else if(~flash_rstcounter[7])
flash_rstcounter <= flash_rstcounter + 8'd1;
end
assign flash_rst_n = flash_rstcounter[7];
//------------------------------------------------------------------
// Wishbone master wires
//------------------------------------------------------------------
wire [31:0] cpuibus_adr,
cpudbus_adr,
ac97bus_adr,
pfpubus_adr,
tmumbus_adr;
wire [2:0] cpuibus_cti,
cpudbus_cti,
ac97bus_cti,
tmumbus_cti;
wire [31:0] cpuibus_dat_r,
`ifdef CFG_HW_DEBUG_ENABLED
cpuibus_dat_w,
`endif
cpudbus_dat_r,
cpudbus_dat_w,
ac97bus_dat_r,
ac97bus_dat_w,
pfpubus_dat_w,
tmumbus_dat_r;
wire [3:0] cpudbus_sel;
`ifdef CFG_HW_DEBUG_ENABLED
wire [3:0] cpuibus_sel;
`endif
wire cpudbus_we,
`ifdef CFG_HW_DEBUG_ENABLED
cpuibus_we,
`endif
ac97bus_we;
wire cpuibus_cyc,
cpudbus_cyc,
ac97bus_cyc,
pfpubus_cyc,
tmumbus_cyc;
wire cpuibus_stb,
cpudbus_stb,
ac97bus_stb,
pfpubus_stb,
tmumbus_stb;
wire cpuibus_ack,
cpudbus_ack,
ac97bus_ack,
tmumbus_ack,
pfpubus_ack;
//------------------------------------------------------------------
// Wishbone slave wires
//------------------------------------------------------------------
wire [31:0] norflash_adr,
monitor_adr,
usb_adr,
eth_adr,
brg_adr,
csrbrg_adr;
wire [2:0] brg_cti;
wire [31:0] norflash_dat_r,
norflash_dat_w,
monitor_dat_r,
monitor_dat_w,
usb_dat_r,
usb_dat_w,
eth_dat_r,
eth_dat_w,
brg_dat_r,
brg_dat_w,
csrbrg_dat_r,
csrbrg_dat_w;
wire [3:0] norflash_sel,
monitor_sel,
usb_sel,
eth_sel,
brg_sel;
wire norflash_we,
monitor_we,
usb_we,
eth_we,
brg_we,
csrbrg_we;
wire norflash_cyc,
monitor_cyc,
usb_cyc,
eth_cyc,
brg_cyc,
csrbrg_cyc;
wire norflash_stb,
monitor_stb,
usb_stb,
eth_stb,
brg_stb,
csrbrg_stb;
wire norflash_ack,
monitor_ack,
usb_ack,
eth_ack,
brg_ack,
csrbrg_ack;
//---------------------------------------------------------------------------
// Wishbone switch
//---------------------------------------------------------------------------
// norflash 0x00000000 (shadow @0x80000000)
// debug 0x10000000 (shadow @0x90000000)
// USB 0x20000000 (shadow @0xa0000000)
// Ethernet 0x30000000 (shadow @0xb0000000)
// SDRAM 0x40000000 (shadow @0xc0000000)
// CSR bridge 0x60000000 (shadow @0xe0000000)
// MSB (Bit 31) is ignored for slave address decoding
conbus5x6 #(
.s0_addr(3'b000), // norflash
.s1_addr(3'b001), // debug
.s2_addr(3'b010), // USB
.s3_addr(3'b011), // Ethernet
.s4_addr(2'b10), // SDRAM
.s5_addr(2'b11) // CSR
) wbswitch (
.sys_clk(sys_clk),
.sys_rst(sys_rst),
// Master 0
`ifdef CFG_HW_DEBUG_ENABLED
.m0_dat_i(cpuibus_dat_w),
`else
.m0_dat_i(32'hx),
`endif
.m0_dat_o(cpuibus_dat_r),
.m0_adr_i(cpuibus_adr),
.m0_cti_i(cpuibus_cti),
`ifdef CFG_HW_DEBUG_ENABLED
.m0_we_i(cpuibus_we),
.m0_sel_i(cpuibus_sel),
`else
.m0_we_i(1'b0),
.m0_sel_i(4'hf),
`endif
.m0_cyc_i(cpuibus_cyc),
.m0_stb_i(cpuibus_stb),
.m0_ack_o(cpuibus_ack),
// Master 1
.m1_dat_i(cpudbus_dat_w),
.m1_dat_o(cpudbus_dat_r),
.m1_adr_i(cpudbus_adr),
.m1_cti_i(cpudbus_cti),
.m1_we_i(cpudbus_we),
.m1_sel_i(cpudbus_sel),
.m1_cyc_i(cpudbus_cyc),
.m1_stb_i(cpudbus_stb),
.m1_ack_o(cpudbus_ack),
// Master 2
.m2_dat_i(ac97bus_dat_w),
.m2_dat_o(ac97bus_dat_r),
.m2_adr_i(ac97bus_adr),
.m2_cti_i(ac97bus_cti),
.m2_we_i(ac97bus_we),
.m2_sel_i(4'hf),
.m2_cyc_i(ac97bus_cyc),
.m2_stb_i(ac97bus_stb),
.m2_ack_o(ac97bus_ack),
// Master 3
.m3_dat_i(pfpubus_dat_w),
.m3_dat_o(),
.m3_adr_i(pfpubus_adr),
.m3_cti_i(3'd0),
.m3_we_i(1'b1),
.m3_sel_i(4'hf),
.m3_cyc_i(pfpubus_cyc),
.m3_stb_i(pfpubus_stb),
.m3_ack_o(pfpubus_ack),
// Master 4
.m4_dat_i(32'bx),
.m4_dat_o(tmumbus_dat_r),
.m4_adr_i(tmumbus_adr),
.m4_cti_i(tmumbus_cti),
.m4_we_i(1'b0),
.m4_sel_i(4'hf),
.m4_cyc_i(tmumbus_cyc),
.m4_stb_i(tmumbus_stb),
.m4_ack_o(tmumbus_ack),
// Slave 0
.s0_dat_i(norflash_dat_r),
.s0_dat_o(norflash_dat_w),
.s0_adr_o(norflash_adr),
.s0_cti_o(),
.s0_sel_o(norflash_sel),
.s0_we_o(norflash_we),
.s0_cyc_o(norflash_cyc),
.s0_stb_o(norflash_stb),
.s0_ack_i(norflash_ack),
// Slave 1
.s1_dat_i(monitor_dat_r),
.s1_dat_o(monitor_dat_w),
.s1_adr_o(monitor_adr),
.s1_cti_o(),
.s1_sel_o(monitor_sel),
.s1_we_o(monitor_we),
.s1_cyc_o(monitor_cyc),
.s1_stb_o(monitor_stb),
.s1_ack_i(monitor_ack),
// Slave 2
.s2_dat_i(usb_dat_r),
.s2_dat_o(usb_dat_w),
.s2_adr_o(usb_adr),
.s2_cti_o(),
.s2_sel_o(usb_sel),
.s2_we_o(usb_we),
.s2_cyc_o(usb_cyc),
.s2_stb_o(usb_stb),
.s2_ack_i(usb_ack),
// Slave 3
.s3_dat_i(eth_dat_r),
.s3_dat_o(eth_dat_w),
.s3_adr_o(eth_adr),
.s3_cti_o(),
.s3_sel_o(eth_sel),
.s3_we_o(eth_we),
.s3_cyc_o(eth_cyc),
.s3_stb_o(eth_stb),
.s3_ack_i(eth_ack),
// Slave 4
.s4_dat_i(brg_dat_r),
.s4_dat_o(brg_dat_w),
.s4_adr_o(brg_adr),
.s4_cti_o(brg_cti),
.s4_sel_o(brg_sel),
.s4_we_o(brg_we),
.s4_cyc_o(brg_cyc),
.s4_stb_o(brg_stb),
.s4_ack_i(brg_ack),
// Slave 5
.s5_dat_i(csrbrg_dat_r),
.s5_dat_o(csrbrg_dat_w),
.s5_adr_o(csrbrg_adr),
.s5_cti_o(),
.s5_sel_o(),
.s5_we_o(csrbrg_we),
.s5_cyc_o(csrbrg_cyc),
.s5_stb_o(csrbrg_stb),
.s5_ack_i(csrbrg_ack)
);
//------------------------------------------------------------------
// CSR bus
//------------------------------------------------------------------
wire [13:0] csr_a;
wire csr_we;
wire [31:0] csr_dw;
wire [31:0] csr_dr_uart,
csr_dr_sysctl,
csr_dr_hpdmc,
csr_dr_vga,
csr_dr_memcard,
csr_dr_ac97,
csr_dr_pfpu,
csr_dr_tmu,
csr_dr_ethernet,
csr_dr_fmlmeter,
csr_dr_videoin,
csr_dr_midi,
csr_dr_dmx_tx,
csr_dr_dmx_rx,
csr_dr_ir,
csr_dr_usb;
//------------------------------------------------------------------
// FML master wires
//------------------------------------------------------------------
wire [`SDRAM_DEPTH-1:0] fml_brg_adr,
fml_vga_adr,
fml_tmur_adr,
fml_tmudr_adr,
fml_tmuw_adr,
fml_videoin_adr;
wire fml_brg_stb,
fml_vga_stb,
fml_tmur_stb,
fml_tmudr_stb,
fml_tmuw_stb,
fml_videoin_stb;
wire fml_brg_we,
fml_tmur_we;
wire fml_brg_ack,
fml_vga_ack,
fml_tmur_ack,
fml_tmudr_ack,
fml_tmuw_ack,
fml_videoin_ack;
wire [7:0] fml_brg_sel,
fml_tmur_sel,
fml_tmuw_sel;
wire [63:0] fml_brg_dw,
fml_tmur_dw,
fml_tmuw_dw,
fml_videoin_dw;
wire [63:0] fml_brg_dr,
fml_vga_dr,
fml_tmur_dr,
fml_tmudr_dr;
//------------------------------------------------------------------
// FML slave wires, to memory controller
//------------------------------------------------------------------
wire [`SDRAM_DEPTH-1:0] fml_adr;
wire fml_stb;
wire fml_we;
wire fml_eack;
wire [7:0] fml_sel;
wire [63:0] fml_dw;
wire [63:0] fml_dr;
//---------------------------------------------------------------------------
// FML arbiter
//---------------------------------------------------------------------------
fmlarb #(
.fml_depth(`SDRAM_DEPTH)
) fmlarb (
.sys_clk(sys_clk),
.sys_rst(sys_rst),
/* VGA framebuffer (high priority) */
.m0_adr(fml_vga_adr),
.m0_stb(fml_vga_stb),
.m0_we(1'b0),
.m0_ack(fml_vga_ack),
.m0_sel(8'bx),
.m0_di(64'bx),
.m0_do(fml_vga_dr),
/* WISHBONE bridge */
.m1_adr(fml_brg_adr),
.m1_stb(fml_brg_stb),
.m1_we(fml_brg_we),
.m1_ack(fml_brg_ack),
.m1_sel(fml_brg_sel),
.m1_di(fml_brg_dw),
.m1_do(fml_brg_dr),
/* TMU, pixel read DMA (texture) */
/* Also used as memory test port */
.m2_adr(fml_tmur_adr),
.m2_stb(fml_tmur_stb),
.m2_we(fml_tmur_we),
.m2_ack(fml_tmur_ack),
.m2_sel(fml_tmur_sel),
.m2_di(fml_tmur_dw),
.m2_do(fml_tmur_dr),
/* TMU, pixel write DMA */
.m3_adr(fml_tmuw_adr),
.m3_stb(fml_tmuw_stb),
.m3_we(1'b1),
.m3_ack(fml_tmuw_ack),
.m3_sel(fml_tmuw_sel),
.m3_di(fml_tmuw_dw),
.m3_do(),
/* TMU, pixel read DMA (destination) */
.m4_adr(fml_tmudr_adr),
.m4_stb(fml_tmudr_stb),
.m4_we(1'b0),
.m4_ack(fml_tmudr_ack),
.m4_sel(8'bx),
.m4_di(64'bx),
.m4_do(fml_tmudr_dr),
/* Video in */
.m5_adr(fml_videoin_adr),
.m5_stb(fml_videoin_stb),
.m5_we(1'b1),
.m5_ack(fml_videoin_ack),
.m5_sel(8'hff),
.m5_di(fml_videoin_dw),
.m5_do(),
.s_adr(fml_adr),
.s_stb(fml_stb),
.s_we(fml_we),
.s_eack(fml_eack),
.s_sel(fml_sel),
.s_di(fml_dr),
.s_do(fml_dw)
);
//---------------------------------------------------------------------------
// WISHBONE to CSR bridge
//---------------------------------------------------------------------------
csrbrg csrbrg(
.sys_clk(sys_clk),
.sys_rst(sys_rst),
.wb_adr_i(csrbrg_adr),
.wb_dat_i(csrbrg_dat_w),
.wb_dat_o(csrbrg_dat_r),
.wb_cyc_i(csrbrg_cyc),
.wb_stb_i(csrbrg_stb),
.wb_we_i(csrbrg_we),
.wb_ack_o(csrbrg_ack),
.csr_a(csr_a),
.csr_we(csr_we),
.csr_do(csr_dw),
/* combine all slave->master data lines with an OR */
.csr_di(
csr_dr_uart
|csr_dr_sysctl
|csr_dr_hpdmc
|csr_dr_vga
|csr_dr_memcard
|csr_dr_ac97
|csr_dr_pfpu
|csr_dr_tmu
|csr_dr_ethernet
|csr_dr_fmlmeter
|csr_dr_videoin
|csr_dr_midi
|csr_dr_dmx_tx
|csr_dr_dmx_rx
|csr_dr_ir
|csr_dr_usb
)
);
//---------------------------------------------------------------------------
// WISHBONE to FML bridge
//---------------------------------------------------------------------------
wire dcb_stb;
wire [`SDRAM_DEPTH-1:0] dcb_adr;
wire [63:0] dcb_dat;
wire dcb_hit;
fmlbrg #(
.fml_depth(`SDRAM_DEPTH)
) fmlbrg (
.sys_clk(sys_clk),
.sys_rst(sys_rst),
.wb_adr_i(brg_adr),
.wb_cti_i(brg_cti),
.wb_dat_o(brg_dat_r),
.wb_dat_i(brg_dat_w),
.wb_sel_i(brg_sel),
.wb_stb_i(brg_stb),
.wb_cyc_i(brg_cyc),
.wb_ack_o(brg_ack),
.wb_we_i(brg_we),
.fml_adr(fml_brg_adr),
.fml_stb(fml_brg_stb),
.fml_we(fml_brg_we),
.fml_ack(fml_brg_ack),
.fml_sel(fml_brg_sel),
.fml_di(fml_brg_dr),
.fml_do(fml_brg_dw),
.dcb_stb(dcb_stb),
.dcb_adr(dcb_adr),
.dcb_dat(dcb_dat),
.dcb_hit(dcb_hit)
);
//---------------------------------------------------------------------------
// Interrupts
//---------------------------------------------------------------------------
wire uart_irq;
wire gpio_irq;
wire timer0_irq;
wire timer1_irq;
wire ac97crrequest_irq;
wire ac97crreply_irq;
wire ac97dmar_irq;
wire ac97dmaw_irq;
wire pfpu_irq;
wire tmu_irq;
wire ethernetrx_irq;
wire ethernettx_irq;
wire videoin_irq;
wire midi_irq;
wire ir_irq;
wire usb_irq;
wire [31:0] cpu_interrupt;
assign cpu_interrupt = {16'd0,
usb_irq,
ir_irq,
midi_irq,
videoin_irq,
ethernettx_irq,
ethernetrx_irq,
tmu_irq,
pfpu_irq,
ac97dmaw_irq,
ac97dmar_irq,
ac97crreply_irq,
ac97crrequest_irq,
timer1_irq,
timer0_irq,
gpio_irq,
uart_irq
};
//---------------------------------------------------------------------------
// LM32 CPU
//---------------------------------------------------------------------------
wire bus_errors_en;
wire cpuibus_err;
wire cpudbus_err;
`ifdef CFG_BUS_ERRORS_ENABLED
// Catch NULL pointers and similar errors
// NOTE: ERR is asserted at the same time as ACK, which violates
// Wishbone rule 3.45. But LM32 doesn't care.
reg locked_addr_i;
reg locked_addr_d;
always @(posedge sys_clk) begin
locked_addr_i <= cpuibus_adr[31:18] == 14'd0;
locked_addr_d <= cpudbus_adr[31:18] == 14'd0;
end
assign cpuibus_err = bus_errors_en & locked_addr_i & cpuibus_ack;
assign cpudbus_err = bus_errors_en & locked_addr_d & cpudbus_ack;
`else
assign cpuibus_err = 1'b0;
assign cpudbus_err = 1'b0;
`endif
wire ext_break;
lm32_top cpu(
.clk_i(sys_clk),
.rst_i(sys_rst),
.interrupt(cpu_interrupt),
.I_ADR_O(cpuibus_adr),
.I_DAT_I(cpuibus_dat_r),
`ifdef CFG_HW_DEBUG_ENABLED
.I_DAT_O(cpuibus_dat_w),
.I_SEL_O(cpuibus_sel),
`else
.I_DAT_O(),
.I_SEL_O(),
`endif
.I_CYC_O(cpuibus_cyc),
.I_STB_O(cpuibus_stb),
.I_ACK_I(cpuibus_ack),
`ifdef CFG_HW_DEBUG_ENABLED
.I_WE_O(cpuibus_we),
`else
.I_WE_O(),
`endif
.I_CTI_O(cpuibus_cti),
.I_LOCK_O(),
.I_BTE_O(),
.I_ERR_I(cpuibus_err),
.I_RTY_I(1'b0),
`ifdef CFG_EXTERNAL_BREAK_ENABLED
.ext_break(ext_break),
`endif
.D_ADR_O(cpudbus_adr),
.D_DAT_I(cpudbus_dat_r),
.D_DAT_O(cpudbus_dat_w),
.D_SEL_O(cpudbus_sel),
.D_CYC_O(cpudbus_cyc),
.D_STB_O(cpudbus_stb),
.D_ACK_I(cpudbus_ack),
.D_WE_O (cpudbus_we),
.D_CTI_O(cpudbus_cti),
.D_LOCK_O(),
.D_BTE_O(),
.D_ERR_I(cpudbus_err),
.D_RTY_I(1'b0)
);
//---------------------------------------------------------------------------
// Boot ROM
//---------------------------------------------------------------------------
norflash16 #(
.adr_width(24)
) norflash (
.sys_clk(sys_clk),
.sys_rst(sys_rst),
.wb_adr_i(norflash_adr),
.wb_dat_o(norflash_dat_r),
.wb_dat_i(norflash_dat_w),
.wb_sel_i(norflash_sel),
.wb_stb_i(norflash_stb),
.wb_cyc_i(norflash_cyc),
.wb_ack_o(norflash_ack),
.wb_we_i(norflash_we),
.flash_adr(flash_adr),
.flash_d(flash_d),
.flash_oe_n(flash_oe_n),
.flash_we_n(flash_we_n)
);
assign flash_ce_n = 1'b0;
//---------------------------------------------------------------------------
// Monitor ROM / RAM
//---------------------------------------------------------------------------
wire debug_write_lock;
`ifdef CFG_ROM_DEBUG_ENABLED
monitor(
.sys_clk(sys_clk),
.sys_rst(sys_rst),
.write_lock(debug_write_lock),
.wb_adr_i(monitor_adr),
.wb_dat_o(monitor_dat_r),
.wb_dat_i(monitor_dat_w),
.wb_sel_i(monitor_sel),
.wb_stb_i(monitor_stb),
.wb_cyc_i(monitor_cyc),
.wb_ack_o(monitor_ack),
.wb_we_i(monitor_we)
);
`else
assign monitor_dat_r = 32'bx;
assign monitor_ack = 1'b0;
`endif
//---------------------------------------------------------------------------
// UART
//---------------------------------------------------------------------------
uart #(
.csr_addr(4'h0),
.clk_freq(`CLOCK_FREQUENCY),
.baud(`BAUD_RATE),
.break_en_default(1'b1)
) uart (
.sys_clk(sys_clk),
.sys_rst(sys_rst),
.csr_a(csr_a),
.csr_we(csr_we),
.csr_di(csr_dw),
.csr_do(csr_dr_uart),
.irq(uart_irq),
.uart_rx(uart_rx),
.uart_tx(uart_tx),
`ifdef CFG_EXTERNAL_BREAK_ENABLED
.break(ext_break)
`else
.break()
`endif
);
//---------------------------------------------------------------------------
// System Controller
//---------------------------------------------------------------------------
wire [13:0] gpio_outputs;
wire [31:0] capabilities;
sysctl #(
.csr_addr(4'h1),
.ninputs(7),
.noutputs(2),
.clk_freq(`CLOCK_FREQUENCY),
.systemid(32'h13004D31) /* 1.3.0 final (0) on M1 */
) sysctl (
.sys_clk(sys_clk),
.sys_rst(sys_rst),