Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

interested in using/contributing #1

Closed
mumbel opened this issue Aug 3, 2020 · 2 comments
Closed

interested in using/contributing #1

mumbel opened this issue Aug 3, 2020 · 2 comments

Comments

@mumbel
Copy link
Owner

mumbel commented Aug 3, 2020

@sethm came across a twitter post, hadn't every heard of this processor and it looked semi-interesting. I hadn't implemented a variable length instruction set in sleigh yet, so I gave it a go today since it didn't look too large of an ISA. Lots of stuff is still wrong, but the larger parts are mostly done or coming together. The bigger items are cleaning up addrmode tables and the cspec and pspec files. I don't think I'll get much further since I'll probably not get too familiar with the processor, but if you have any issues I could probably take a look if you're interested in this. Also PRs are welcome, or I can just add you as a contributor.

@sethm
Copy link
Contributor

sethm commented Aug 3, 2020

Wow, I'd love to help! I've been doing a ton of work around the WE32000 family of processors for the last few years. My main barrier I think has been an unfamiliarity with the internals of Ghidra (though I have used it to reverse some x86 stuff).

Let's work with PRs for now, and you can add me as a contributor if that feels easier.

@mumbel
Copy link
Owner Author

mumbel commented Aug 3, 2020

Sounds good.

@mumbel mumbel closed this as completed Aug 3, 2020
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants