forked from hemanth-VP/SystemVerilog_Course
-
Notifications
You must be signed in to change notification settings - Fork 0
/
continue_sv_op.log
28 lines (28 loc) · 977 Bytes
/
continue_sv_op.log
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
# vsim continue_sv -l continue_sv_op.log -c -do "run -all;exit;"
# Start time: 11:13:07 on Sep 05,2022
# ** Note: (vsim-3812) Design is being optimized...
# // Questa Sim
# // Version 10.6c linux Jul 25 2017
# //
# // Copyright 1991-2017 Mentor Graphics Corporation
# // All Rights Reserved.
# //
# // QuestaSim and its associated documentation contain trade
# // secrets and commercial or financial information that are the property of
# // Mentor Graphics Corporation and are privileged, confidential,
# // and exempt from disclosure under the Freedom of Information Act,
# // 5 U.S.C. Section 552. Furthermore, this information
# // is prohibited from disclosure under the Trade Secrets Act,
# // 18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.continue_sv(fast)
# run -all
# array[0]=0
# array[1]=1
# -----Calling Continue----
# array[3]=3
# array[4]=4
# exit
# End time: 11:13:08 on Sep 05,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0