forked from hemanth-VP/SystemVerilog_Course
-
Notifications
You must be signed in to change notification settings - Fork 0
/
single_memory_block_log.log
30 lines (30 loc) · 1.1 KB
/
single_memory_block_log.log
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
# vsim single_memory_block -l single_memory_block_log.log -c -do "run -all;exit;"
# Start time: 00:00:56 on Sep 19,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# // Questa Sim
# // Version 10.6c linux Jul 25 2017
# //
# // Copyright 1991-2017 Mentor Graphics Corporation
# // All Rights Reserved.
# //
# // QuestaSim and its associated documentation contain trade
# // secrets and commercial or financial information that are the property of
# // Mentor Graphics Corporation and are privileged, confidential,
# // and exempt from disclosure under the Freedom of Information Act,
# // 5 U.S.C. Section 552. Furthermore, this information
# // is prohibited from disclosure under the Trade Secrets Act,
# // 18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.single_memory_block_sv_unit(fast)
# Loading work.single_memory_block(fast)
# run -all
# ----memory block----
# RAM start addr : 0
# RAM end addr : 2047
# BLOCK start addr : 1896
# BLOCK end addr : 1959
# BLOCK SIZE:64
# exit
# End time: 00:00:56 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0