forked from hemanth-VP/SystemVerilog_Course
-
Notifications
You must be signed in to change notification settings - Fork 0
/
extern_cons_log.log
36 lines (36 loc) · 1.52 KB
/
extern_cons_log.log
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
# vsim mod -l extern_cons_log.log -c -do "run -all; exit;"
# Start time: 22:53:55 on Sep 20,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# // Questa Sim
# // Version 10.6c linux Jul 25 2017
# //
# // Copyright 1991-2017 Mentor Graphics Corporation
# // All Rights Reserved.
# //
# // QuestaSim and its associated documentation contain trade
# // secrets and commercial or financial information that are the property of
# // Mentor Graphics Corporation and are privileged, confidential,
# // and exempt from disclosure under the Freedom of Information Act,
# // 5 U.S.C. Section 552. Furthermore, this information
# // is prohibited from disclosure under the Trade Secrets Act,
# // 18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.extern_cons_sv_unit(fast)
# Loading work.mod(fast)
# run -all
# Iteration = 0 Value of a = 3 Value of x = 43
# ------------------------------------------------
# Iteration = 1 Value of a = 4 Value of x = 35
# ------------------------------------------------
# Iteration = 2 Value of a = 3 Value of x = 43
# ------------------------------------------------
# Iteration = 3 Value of a = 4 Value of x = 27
# ------------------------------------------------
# Iteration = 4 Value of a = 5 Value of x = 118
# ------------------------------------------------
# Iteration = 5 Value of a = 4 Value of x = 11
# ------------------------------------------------
# exit
# End time: 22:53:56 on Sep 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0