forked from hemanth-VP/SystemVerilog_Course
-
Notifications
You must be signed in to change notification settings - Fork 0
/
implication_ifelse.sv.log
34 lines (34 loc) · 1.37 KB
/
implication_ifelse.sv.log
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
# vsim top -l implication_ifelse.sv.log -c -do "run -all;exit;"
# Start time: 09:32:32 on Sep 19,2022
# ** Note: (vsim-3812) Design is being optimized...
# // Questa Sim
# // Version 10.6c linux Jul 25 2017
# //
# // Copyright 1991-2017 Mentor Graphics Corporation
# // All Rights Reserved.
# //
# // QuestaSim and its associated documentation contain trade
# // secrets and commercial or financial information that are the property of
# // Mentor Graphics Corporation and are privileged, confidential,
# // and exempt from disclosure under the Freedom of Information Act,
# // 5 U.S.C. Section 552. Furthermore, this information
# // is prohibited from disclosure under the Trade Secrets Act,
# // 18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.implication_ifelse_sv_unit(fast)
# Loading work.top(fast)
# run -all
# -----Output for if else constraint-----
# If the value1 lies between the 3 to 9,
# then value2 will be 1 otherwise 0
# -----------------------------------------------
# [0] @ iteration 0 -----> value1=6, value2 = 1
# [0] @ iteration 1 -----> value1=13, value2 = 0
# [0] @ iteration 2 -----> value1=1, value2 = 0
# [0] @ iteration 3 -----> value1=14, value2 = 0
# [0] @ iteration 4 -----> value1=9, value2 = 1
# -----------------------------------------------
# exit
# End time: 09:32:34 on Sep 19,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0