forked from hemanth-VP/SystemVerilog_Course
-
Notifications
You must be signed in to change notification settings - Fork 0
/
randc_var_log.log
40 lines (40 loc) · 1.57 KB
/
randc_var_log.log
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
# vsim randc_var -l randc_var_log.log -c -do "run -all; exit;"
# Start time: 04:46:13 on Sep 16,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# // Questa Sim
# // Version 10.6c linux Jul 25 2017
# //
# // Copyright 1991-2017 Mentor Graphics Corporation
# // All Rights Reserved.
# //
# // QuestaSim and its associated documentation contain trade
# // secrets and commercial or financial information that are the property of
# // Mentor Graphics Corporation and are privileged, confidential,
# // and exempt from disclosure under the Freedom of Information Act,
# // 5 U.S.C. Section 552. Furthermore, this information
# // is prohibited from disclosure under the Trade Secrets Act,
# // 18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.randc_var_sv_unit(fast)
# Loading work.randc_var(fast)
# run -all
# randc - It is cyclic in nature . It will repeat
# it's value after completing one cycle .
# Iteration = 0 Random Value = 0
# Iteration = 1 Random Value = 7
# Iteration = 2 Random Value = 3
# Iteration = 3 Random Value = 6
# Iteration = 4 Random Value = 5
# Iteration = 5 Random Value = 2
# Iteration = 6 Random Value = 1
# Iteration = 7 Random Value = 4
# Iteration = 8 Random Value = 4
# Iteration = 9 Random Value = 1
# Iteration = 10 Random Value = 2
# Iteration = 11 Random Value = 5
# Iteration = 12 Random Value = 6
# ---------------------------------------------------
# exit
# End time: 04:46:14 on Sep 16,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0