forked from hemanth-VP/SystemVerilog_Course
-
Notifications
You must be signed in to change notification settings - Fork 0
/
data_type_real.log
30 lines (30 loc) · 1.05 KB
/
data_type_real.log
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
# vsim data_type_real -l data_type_real.log -c -do "run -all; exit;"
# Start time: 12:01:48 on Aug 25,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# // Questa Sim
# // Version 10.6c linux Jul 25 2017
# //
# // Copyright 1991-2017 Mentor Graphics Corporation
# // All Rights Reserved.
# //
# // QuestaSim and its associated documentation contain trade
# // secrets and commercial or financial information that are the property of
# // Mentor Graphics Corporation and are privileged, confidential,
# // and exempt from disclosure under the Freedom of Information Act,
# // 5 U.S.C. Section 552. Furthermore, this information
# // is prohibited from disclosure under the Trade Secrets Act,
# // 18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.data_type_real(fast)
# run -all
#
# //real is 64-bit real number
#
# Before initialization Default value of real = 0
#
# After initialization value of real = 4.430000
#
# exit
# End time: 12:01:49 on Aug 25,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0