forked from hemanth-VP/SystemVerilog_Course
-
Notifications
You must be signed in to change notification settings - Fork 0
/
illegal_bin.log
31 lines (31 loc) · 1.28 KB
/
illegal_bin.log
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
# vsim -cvgperinstance illegal_bin -l illegal_bin.log -c -do "coverage save -onexit illegal_bin.ucdb;run -all;exit;"
# Start time: 00:22:31 on Oct 08,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# // Questa Sim
# // Version 10.6c linux Jul 25 2017
# //
# // Copyright 1991-2017 Mentor Graphics Corporation
# // All Rights Reserved.
# //
# // QuestaSim and its associated documentation contain trade
# // secrets and commercial or financial information that are the property of
# // Mentor Graphics Corporation and are privileged, confidential,
# // and exempt from disclosure under the Freedom of Information Act,
# // 5 U.S.C. Section 552. Furthermore, this information
# // is prohibited from disclosure under the Trade Secrets Act,
# // 18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.illegal_bin(fast)
# coverage save -onexit illegal_bin.ucdb
# run -all
# val=0,cov = 33.33 %
# val=1,cov = 66.67 %
# ** Error: (vsim-8565) Illegal state bin was hit at value=2. The bin counter for the illegal bin '\/illegal_bin/cg .c1.b1' is 1.
# Time: 0 ns Iteration: 0 Instance: /illegal_bin
# val=2,cov = 66.67 %
# val=3,cov = 100.00 %
# exit
# Saving coverage database on exit...
# End time: 00:22:32 on Oct 08,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0