forked from hemanth-VP/SystemVerilog_Course
-
Notifications
You must be signed in to change notification settings - Fork 0
/
goto_repeat_bin.log
35 lines (35 loc) · 1.25 KB
/
goto_repeat_bin.log
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
# vsim -cvgperinstance goto_repeat_bin -l goto_repeat_bin.log -c -do "coverage save -onexit goto_repeat_bin.ucdb;run -all;exit;"
# Start time: 00:25:57 on Oct 08,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# // Questa Sim
# // Version 10.6c linux Jul 25 2017
# //
# // Copyright 1991-2017 Mentor Graphics Corporation
# // All Rights Reserved.
# //
# // QuestaSim and its associated documentation contain trade
# // secrets and commercial or financial information that are the property of
# // Mentor Graphics Corporation and are privileged, confidential,
# // and exempt from disclosure under the Freedom of Information Act,
# // 5 U.S.C. Section 552. Furthermore, this information
# // is prohibited from disclosure under the Trade Secrets Act,
# // 18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.goto_repeat_bin(fast)
# coverage save -onexit goto_repeat_bin.ucdb
# run -all
# val= 1,cov = 0.00 %
# val= 2,cov = 0.00 %
# val= 3,cov = 0.00 %
# val= 4,cov = 0.00 %
# val= 3,cov = 0.00 %
# val= 4,cov = 0.00 %
# val= 2,cov = 0.00 %
# val= 3,cov = 0.00 %
# val= 4,cov = 0.00 %
# val= 5,cov = 100.00 %
# exit
# Saving coverage database on exit...
# End time: 00:25:58 on Oct 08,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0