forked from hemanth-VP/SystemVerilog_Course
-
Notifications
You must be signed in to change notification settings - Fork 0
/
expression.log
35 lines (35 loc) · 1.34 KB
/
expression.log
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
# vsim -cvgperinstance work.expression -l expression.log -c -do "coverage save -onexit expression_report.ucdb;run -all;exit;"
# Start time: 23:33:57 on Oct 07,2022
# ** Note: (vsim-3812) Design is being optimized...
# // Questa Sim
# // Version 10.6c linux Jul 25 2017
# //
# // Copyright 1991-2017 Mentor Graphics Corporation
# // All Rights Reserved.
# //
# // QuestaSim and its associated documentation contain trade
# // secrets and commercial or financial information that are the property of
# // Mentor Graphics Corporation and are privileged, confidential,
# // and exempt from disclosure under the Freedom of Information Act,
# // 5 U.S.C. Section 552. Furthermore, this information
# // is prohibited from disclosure under the Trade Secrets Act,
# // 18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.expression(fast)
# coverage save -onexit expression_report.ucdb
# run -all
# a=0 b=1 axb=0 coverage %=16.67
# a=1 b=3 axb=3 coverage %=33.33
# a=1 b=5 axb=5 coverage %=41.67
# a=1 b=2 axb=2 coverage %=50.00
# a=1 b=5 axb=5 coverage %=50.00
# a=2 b=5 axb=2 coverage %=58.33
# a=1 b=4 axb=4 coverage %=66.67
# a=1 b=6 axb=6 coverage %=75.00
# a=1 b=2 axb=2 coverage %=75.00
# a=1 b=7 axb=7 coverage %=83.33
# exit
# Saving coverage database on exit...
# End time: 23:33:58 on Oct 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0