forked from hemanth-VP/SystemVerilog_Course
-
Notifications
You must be signed in to change notification settings - Fork 0
/
for_loop_output.log
47 lines (47 loc) · 1.15 KB
/
for_loop_output.log
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
# vsim top -l code.log -c -do "run -all;quit;"
# Start time: 07:47:13 on Sep 21,2022
# ** Note: (vsim-3812) Design is being optimized...
# // Questa Sim
# // Version 10.6c linux Jul 25 2017
# //
# // Copyright 1991-2017 Mentor Graphics Corporation
# // All Rights Reserved.
# //
# // QuestaSim and its associated documentation contain trade
# // secrets and commercial or financial information that are the property of
# // Mentor Graphics Corporation and are privileged, confidential,
# // and exempt from disclosure under the Freedom of Information Act,
# // 5 U.S.C. Section 552. Furthermore, this information
# // is prohibited from disclosure under the Trade Secrets Act,
# // 18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.for_loop(fast)
# run -all
# ----for loop output ---
#
# Iteration 1
# Iteration 2
# Iteration 3
# Iteration 4
# Iteration 5
#
# count=0
#
# count=1
#
# count=2
#
# count=3
#
# count=4
#
# count=5
#
# count=6
#
# count=7
# ** Note: $finish : test.sv(14)
# Time: 90 ns Iteration: 0 Instance: /top/u2
# End time: 07:47:14 on Sep 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0