forked from hemanth-VP/SystemVerilog_Course
-
Notifications
You must be signed in to change notification settings - Fork 0
/
forever_loop_output.log
32 lines (32 loc) · 1.16 KB
/
forever_loop_output.log
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
# vsim forever_loop -l forever_loop_output.log -c -do "run -all; exit;"
# Start time: 22:16:20 on Sep 06,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# // Questa Sim
# // Version 10.6c linux Jul 25 2017
# //
# // Copyright 1991-2017 Mentor Graphics Corporation
# // All Rights Reserved.
# //
# // QuestaSim and its associated documentation contain trade
# // secrets and commercial or financial information that are the property of
# // Mentor Graphics Corporation and are privileged, confidential,
# // and exempt from disclosure under the Freedom of Information Act,
# // 5 U.S.C. Section 552. Furthermore, this information
# // is prohibited from disclosure under the Trade Secrets Act,
# // 18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.forever_loop(fast)
# run -all
# ----forever loop----
# @ 0 ns Iteration 0
# @ 4 ns Iteration 1
# @ 8 ns Iteration 2
# @ 12 ns Iteration 3
# @ 16 ns Iteration 4
#
# @ 20 ns Stopped using $finish
# ** Note: $finish : forever_loop.sv(32)
# Time: 20 ns Iteration: 0 Instance: /forever_loop
# End time: 22:16:20 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0