Skip to content

Nandan91/ece5745-tut5-asic-tools

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

17 Commits
 
 
 
 
 
 
 
 
 
 

Repository files navigation

ECE 5745 Tutorial 5: Synopsys ASIC Tools

This repository contains the code and documentation for ECE 5745 Tutorial 5 on the Synopsys ASIC tools. This tutorial discusses the various views that make-up a standard-cell library and then illustrates how to use the Synopsys ASIC tools to map an RTL design down to these standard cells and ultimately silicon. The tutorial discusses the key tools used for synthesis, place-and-route, and power analysis. This tutorial requires entering commands manually for each of the tools to enable students to gain a better understanding of the detailed steps involved in this process. The next tutorial will illustrate how this process can be automated to facilitate rapid design-space exploration. This tutorial assumes you have already completed the tutorials on Linux, Git, PyMTL, and Verilog.

You can find the actual tutorial document in the repo here:

Or online here:

About

ECE 5745 Tutorial 5: Synopsys ASIC Tools

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • Verilog 36.3%
  • Python 32.9%
  • Coq 30.6%
  • Makefile 0.2%