Go lang risc-v 5 stage pipeline emulator with terminal based display. It can to execute bare metal risc-v rv32i compiled rom and draw some pixels in terminal display.
The project is entirely academic, it does not aim to be competitive against complex implementations. The rationale behind it was basically learning about RISC-V, the ISA, Go language and processor design in general
