-
Notifications
You must be signed in to change notification settings - Fork 7
/
s32g3.dtsi
421 lines (367 loc) · 9.45 KB
/
s32g3.dtsi
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
/*
* Copyright 2021-2023 NXP
*/
#include <dt-bindings/clock/s32g3-clock.h>
/delete-node/ &gic;
/delete-node/ &scmi_scp_rx_mb;
/delete-node/ &scmi_scp_tx_md0;
/delete-node/ &scmi_scp_tx_md1;
/delete-node/ &scmi_scp_tx_md2;
/delete-node/ &scmi_scp_tx_md3;
/delete-node/ &scmi_scp_rx_md;
/ {
model = "NXP S32G3XX";
compatible = "nxp,s32g3";
mem1: memory@80000000 {
device_type = "memory";
reg = <0 0x80000000 0 0x80000000>;
};
mem2: memory@880000000 {
device_type = "memory";
reg = <0x8 0x80000000 0 0x80000000>;
};
reserved-memory {
/* SCP TX mailbox #4 */
scmi_scp_tx_mb4: shm@34500200 {
reg = <0x0 0x34500200 0x0 0x80>;
no-map;
};
/* SCP TX mailbox #5 */
scmi_scp_tx_mb5: shm@34500280 {
reg = <0x0 0x34500280 0x0 0x80>;
no-map;
};
/* SCP TX mailbox #6 */
scmi_scp_tx_mb6: shm@34500300 {
reg = <0x0 0x34500300 0x0 0x80>;
no-map;
};
/* SCP TX mailbox #7 */
scmi_scp_tx_mb7: shm@34500380 {
reg = <0x0 0x34500380 0x0 0x80>;
no-map;
};
/* SCP RX mailbox */
scmi_scp_rx_mb: shm@34500400 {
reg = <0x0 0x34500400 0x0 0x80>;
no-map;
};
/* SCP TX metadata #0 */
scmi_scp_tx_md0: shm@34500480 {
reg = <0x0 0x34500480 0x0 0x80>;
status = "disabled";
no-map;
};
/* SCP TX metadata #1 */
scmi_scp_tx_md1: shm@34500500 {
reg = <0x0 0x34500500 0x0 0x80>;
status = "disabled";
no-map;
};
/* SCP TX metadata #2 */
scmi_scp_tx_md2: shm@34500580 {
reg = <0x0 0x34500580 0x0 0x80>;
status = "disabled";
no-map;
};
/* SCP TX metadata #3 */
scmi_scp_tx_md3: shm@34500600 {
reg = <0x0 0x34500600 0x0 0x80>;
status = "disabled";
no-map;
};
/* SCP TX metadata #4 */
scmi_scp_tx_md4: shm@34500680 {
reg = <0x0 0x34500680 0x0 0x80>;
status = "disabled";
no-map;
};
/* SCP TX metadata #5 */
scmi_scp_tx_md5: shm@34500700 {
reg = <0x0 0x34500700 0x0 0x80>;
status = "disabled";
no-map;
};
/* SCP TX metadata #6 */
scmi_scp_tx_md6: shm@34500780 {
reg = <0x0 0x34500780 0x0 0x80>;
status = "disabled";
no-map;
};
/* SCP TX metadata #7 */
scmi_scp_tx_md7: shm@34500800 {
reg = <0x0 0x34500800 0x0 0x80>;
status = "disabled";
no-map;
};
/* SCP RX metadata */
scmi_scp_rx_md: shm@34500880 {
reg = <0x0 0x34500880 0x0 0x80>;
status = "disabled";
no-map;
};
};
cpus {
cpu-map {
cluster0 {
core0 {
cpu = <&cpu0>;
};
core1 {
cpu = <&cpu1>;
};
core2 {
cpu = <&cpu2>;
};
core3 {
cpu = <&cpu3>;
};
};
cluster1 {
core0 {
cpu = <&cpu4>;
};
core1 {
cpu = <&cpu5>;
};
core2 {
cpu = <&cpu6>;
};
core3 {
cpu = <&cpu7>;
};
};
};
cpu0: cpu@0 {
device_type = "cpu";
compatible = "arm,cortex-a53";
reg = <0x0>;
enable-method = "psci";
clocks = <&dfs S32CC_SCMI_PERF_A53>;
next-level-cache = <&cluster0_l2_cache>;
nvmem-cells = <&core_max_freq>;
nvmem-cell-names = "core_max_freq";
u-boot,dm-pre-reloc;
};
cpu1: cpu@1 {
device_type = "cpu";
compatible = "arm,cortex-a53";
reg = <0x1>;
enable-method = "psci";
clocks = <&dfs S32CC_SCMI_PERF_A53>;
next-level-cache = <&cluster0_l2_cache>;
nvmem-cells = <&core_max_freq>;
nvmem-cell-names = "core_max_freq";
};
cpu2: cpu@2 {
device_type = "cpu";
compatible = "arm,cortex-a53";
reg = <0x2>;
enable-method = "psci";
clocks = <&dfs S32CC_SCMI_PERF_A53>;
next-level-cache = <&cluster0_l2_cache>;
nvmem-cells = <&core_max_freq>;
nvmem-cell-names = "core_max_freq";
};
cpu3: cpu@3 {
device_type = "cpu";
compatible = "arm,cortex-a53";
reg = <0x3>;
enable-method = "psci";
clocks = <&dfs S32CC_SCMI_PERF_A53>;
next-level-cache = <&cluster0_l2_cache>;
nvmem-cells = <&core_max_freq>;
nvmem-cell-names = "core_max_freq";
};
cpu4: cpu@100 {
device_type = "cpu";
compatible = "arm,cortex-a53";
reg = <0x100>;
enable-method = "psci";
clocks = <&dfs S32CC_SCMI_PERF_A53>;
next-level-cache = <&cluster1_l2_cache>;
nvmem-cells = <&core_max_freq>;
nvmem-cell-names = "core_max_freq";
};
cpu5: cpu@101 {
device_type = "cpu";
compatible = "arm,cortex-a53";
reg = <0x101>;
enable-method = "psci";
clocks = <&dfs S32CC_SCMI_PERF_A53>;
next-level-cache = <&cluster1_l2_cache>;
nvmem-cells = <&core_max_freq>;
nvmem-cell-names = "core_max_freq";
};
cpu6: cpu@102 {
device_type = "cpu";
compatible = "arm,cortex-a53";
reg = <0x102>;
enable-method = "psci";
clocks = <&dfs S32CC_SCMI_PERF_A53>;
next-level-cache = <&cluster1_l2_cache>;
nvmem-cells = <&core_max_freq>;
nvmem-cell-names = "core_max_freq";
};
cpu7: cpu@103 {
device_type = "cpu";
compatible = "arm,cortex-a53";
reg = <0x103>;
enable-method = "psci";
clocks = <&dfs S32CC_SCMI_PERF_A53>;
next-level-cache = <&cluster1_l2_cache>;
nvmem-cells = <&core_max_freq>;
nvmem-cell-names = "core_max_freq";
};
};
soc {
mc_cgm6: mc_cgm6@4053c000 {
compatible = "nxp,s32cc-mc_cgm6";
reg = <0x0 0x4053c000 0x0 0x3000>;
assigned-clocks =
<&plat_clks S32G_CLK_MC_CGM6_MUX0>,
<&plat_clks S32G_CLK_MC_CGM6_MUX1>,
<&plat_clks S32G_CLK_MC_CGM6_MUX2>,
<&plat_clks S32GEN1_CLK_GMAC0_TS>;
assigned-clock-parents =
<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI4>,
<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI5>,
<&plat_clks S32GEN1_CLK_GMAC0_EXT_RX>;
assigned-clock-rates =
<0>,
<0>,
<0>,
<200000000>;
};
gic: interrupt-controller@50800000 {
compatible = "arm,gic-v3";
#interrupt-cells = <3>;
#address-cells = <2>;
#size-cells = <2>;
interrupt-controller;
reg = <0 0x50800000 0 0x10000>, /* GIC Dist */
<0 0x50900000 0 0x200000>, /* GICR (RD_base + SGI_base) */
<0 0x50400000 0 0x2000>, /* GICC */
<0 0x50410000 0 0x2000>, /* GICH */
<0 0x50420000 0 0x2000>; /* GICV */
interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
};
};
};
&mc_cgm0 {
assigned-clocks =
<&plat_clks S32GEN1_CLK_MC_CGM0_MUX0>,
<&plat_clks S32GEN1_CLK_MC_CGM0_MUX1>,
<&plat_clks S32GEN1_CLK_MC_CGM0_MUX2>,
<&plat_clks S32GEN1_CLK_MC_CGM0_MUX3>,
<&plat_clks S32GEN1_CLK_MC_CGM0_MUX4>,
<&plat_clks S32GEN1_CLK_MC_CGM0_MUX5>,
<&plat_clks S32GEN1_CLK_MC_CGM0_MUX7>,
<&plat_clks S32GEN1_CLK_MC_CGM0_MUX8>,
<&plat_clks S32GEN1_CLK_MC_CGM0_MUX12>,
<&plat_clks S32GEN1_CLK_MC_CGM0_MUX14>,
<&plat_clks S32GEN1_CLK_MC_CGM0_MUX16>,
<&plat_clks S32GEN1_CLK_PER>,
<&plat_clks S32GEN1_CLK_XBAR_2X>,
<&plat_clks S32GEN1_CLK_FTM0_REF>,
<&plat_clks S32GEN1_CLK_FTM1_REF>,
<&plat_clks S32GEN1_CLK_CAN_PE>,
<&plat_clks S32GEN1_CLK_LIN_BAUD>,
<&plat_clks S32GEN1_CLK_SPI>,
<&plat_clks S32GEN1_CLK_QSPI_2X>,
<&plat_clks S32GEN1_CLK_SDHC>;
assigned-clock-parents =
<&plat_clks S32GEN1_CLK_ARM_PLL_DFS1>,
<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI0>,
<&plat_clks S32GEN1_CLK_FXOSC>,
<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI1>,
<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI1>,
<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI1>,
<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI2>,
<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI3>,
<&plat_clks S32GEN1_CLK_PERIPH_PLL_DFS1>,
<&plat_clks S32GEN1_CLK_PERIPH_PLL_DFS3>,
<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI7>;
assigned-clock-rates =
<0>,
<0>,
<0>,
<0>,
<0>,
<0>,
<0>,
<0>,
<0>,
<0>,
<0>,
<80000000>,
<0>,
<40000000>,
<40000000>,
<80000000>,
<125000000>,
<100000000>,
<S32GEN1_QSPI_2X_CLK_FREQ>,
<400000000>;
};
&cmu {
compatible = "nxp,s32g3-cmu";
};
&qspi {
compatible = "nxp,s32g3-qspi", "nxp,s32cc-qspi";
pinctrl-names = "default";
pinctrl-0 = <&qspi_pins_200mhz_slow_sre>;
};
&siul2_0_nvram {
compatible = "nxp,s32g3-siul2_0-nvram";
};
&siul2_1_nvram {
compatible = "nxp,s32g3-siul2_1-nvram";
};
&pcie0 {
pcie_device_id = <0x4300>;
};
&pcie1 {
pcie_device_id = <0x4300>;
};
&scmi {
nxp,scp-mboxes = <&scmi_scp_tx_mb0>, <&scmi_scp_tx_md0>,
<&scmi_scp_tx_mb1>, <&scmi_scp_tx_md1>,
<&scmi_scp_tx_mb2>, <&scmi_scp_tx_md2>,
<&scmi_scp_tx_mb3>, <&scmi_scp_tx_md3>,
<&scmi_scp_tx_mb4>, <&scmi_scp_tx_md4>,
<&scmi_scp_tx_mb5>, <&scmi_scp_tx_md5>,
<&scmi_scp_tx_mb6>, <&scmi_scp_tx_md6>,
<&scmi_scp_tx_mb7>, <&scmi_scp_tx_md7>,
<&scmi_scp_rx_mb>, <&scmi_scp_rx_md>,
<&scmi_ospm_notif>;
nxp,scp-mbox-names = "scp_tx_mb0", "scp_tx_md0",
"scp_tx_mb1", "scp_tx_md1",
"scp_tx_mb2", "scp_tx_md2",
"scp_tx_mb3", "scp_tx_md3",
"scp_tx_mb4", "scp_tx_md4",
"scp_tx_mb5", "scp_tx_md5",
"scp_tx_mb6", "scp_tx_md6",
"scp_tx_mb7", "scp_tx_md7",
"scp_rx_mb", "scp_rx_md",
"scmi_ospm_notif";
};
&nvmem_scmi {
compatible = "nxp,s32g3-nvmem-scmi";
};
&mscm0 {
/* CPU2CPU interrupts */
interrupts = <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>, // CPU to M7/A53 interrupt#0
<GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>, // CPU to M7/A53 interrupt#1
<GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>, // CPU to M7/A53 interrupt#2
<GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>, // CPU to M7/A53 interrupt#3
<GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>, // CPU to M7/A53 interrupt#4
<GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>, // CPU to M7/A53 interrupt#5
<GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>, // CPU to M7/A53 interrupt#6
<GIC_SPI 164 IRQ_TYPE_LEVEL_HIGH>, // CPU to M7/A53 interrupt#7
<GIC_SPI 165 IRQ_TYPE_LEVEL_HIGH>, // CPU to M7/A53 interrupt#8
<GIC_SPI 166 IRQ_TYPE_LEVEL_HIGH>, // CPU to M7/A53 interrupt#9
<GIC_SPI 167 IRQ_TYPE_LEVEL_HIGH>, // CPU to M7/A53 interrupt#10
<GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH>; // CPU to M7/A53 interrupt#11
};