-
Notifications
You must be signed in to change notification settings - Fork 168
/
Intel-CPUID.1A-1p2co2t.output
50 lines (50 loc) · 3.98 KB
/
Intel-CPUID.1A-1p2co2t.output
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE topology SYSTEM "hwloc2.dtd">
<topology version="3.0">
<object type="Machine" os_index="0" cpuset="0x0000000f" complete_cpuset="0x0000000f" allowed_cpuset="0x0000000f" nodeset="0x00000001" complete_nodeset="0x00000001" allowed_nodeset="0x00000001">
<info name="Backend" value="x86"/>
<object type="Package" os_index="0" cpuset="0x0000000f" complete_cpuset="0x0000000f" nodeset="0x00000001" complete_nodeset="0x00000001">
<info name="CPUVendor" value="GenuineIntel"/>
<info name="CPUFamilyNumber" value="6"/>
<info name="CPUModelNumber" value="142"/>
<info name="CPUModel" value="Intel(R) Core(TM) i7-7600U CPU @ 2.80GHz"/>
<info name="CPUStepping" value="9"/>
<object type="NUMANode" os_index="0" cpuset="0x0000000f" complete_cpuset="0x0000000f" nodeset="0x00000001" complete_nodeset="0x00000001"/>
<object type="L3Cache" cpuset="0x0000000f" complete_cpuset="0x0000000f" nodeset="0x00000001" complete_nodeset="0x00000001" cache_size="4194304" depth="3" cache_linesize="64" cache_associativity="16" cache_type="0">
<info name="Inclusive" value="1"/>
<object type="L2Cache" cpuset="0x00000005" complete_cpuset="0x00000005" nodeset="0x00000001" complete_nodeset="0x00000001" cache_size="262144" depth="2" cache_linesize="64" cache_associativity="4" cache_type="0">
<info name="Inclusive" value="0"/>
<object type="L1Cache" cpuset="0x00000005" complete_cpuset="0x00000005" nodeset="0x00000001" complete_nodeset="0x00000001" cache_size="32768" depth="1" cache_linesize="64" cache_associativity="8" cache_type="1">
<info name="Inclusive" value="0"/>
<object type="L1iCache" cpuset="0x00000005" complete_cpuset="0x00000005" nodeset="0x00000001" complete_nodeset="0x00000001" cache_size="32768" depth="1" cache_linesize="64" cache_associativity="8" cache_type="2">
<info name="Inclusive" value="0"/>
<object type="Core" os_index="0" cpuset="0x00000005" complete_cpuset="0x00000005" nodeset="0x00000001" complete_nodeset="0x00000001">
<object type="PU" os_index="0" cpuset="0x00000001" complete_cpuset="0x00000001" nodeset="0x00000001" complete_nodeset="0x00000001"/>
<object type="PU" os_index="2" cpuset="0x00000004" complete_cpuset="0x00000004" nodeset="0x00000001" complete_nodeset="0x00000001"/>
</object>
</object>
</object>
</object>
<object type="L2Cache" cpuset="0x0000000a" complete_cpuset="0x0000000a" nodeset="0x00000001" complete_nodeset="0x00000001" cache_size="262144" depth="2" cache_linesize="64" cache_associativity="4" cache_type="0">
<info name="Inclusive" value="0"/>
<object type="L1Cache" cpuset="0x0000000a" complete_cpuset="0x0000000a" nodeset="0x00000001" complete_nodeset="0x00000001" cache_size="32768" depth="1" cache_linesize="64" cache_associativity="8" cache_type="1">
<info name="Inclusive" value="0"/>
<object type="L1iCache" cpuset="0x0000000a" complete_cpuset="0x0000000a" nodeset="0x00000001" complete_nodeset="0x00000001" cache_size="32768" depth="1" cache_linesize="64" cache_associativity="8" cache_type="2">
<info name="Inclusive" value="0"/>
<object type="Core" os_index="1" cpuset="0x0000000a" complete_cpuset="0x0000000a" nodeset="0x00000001" complete_nodeset="0x00000001">
<object type="PU" os_index="1" cpuset="0x00000002" complete_cpuset="0x00000002" nodeset="0x00000001" complete_nodeset="0x00000001"/>
<object type="PU" os_index="3" cpuset="0x00000008" complete_cpuset="0x00000008" nodeset="0x00000001" complete_nodeset="0x00000001"/>
</object>
</object>
</object>
</object>
</object>
</object>
</object>
<cpukind cpuset="0x00000003">
<info name="CoreType" value="IntelAtom"/>
</cpukind>
<cpukind cpuset="0x0000000c">
<info name="CoreType" value="IntelCore"/>
</cpukind>
</topology>