-
Notifications
You must be signed in to change notification settings - Fork 168
/
offline-cpu0-node0.console
102 lines (102 loc) · 5.2 KB
/
offline-cpu0-node0.console
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
Machine (P#0 total=64GiB DMIProductName="PowerEdge R630" DMIProductVersion= DMIBoardVendor="Dell Inc." DMIBoardName=0CNCJW DMIBoardVersion=A17 DMIBoardAssetTag= DMIChassisVendor="Dell Inc." DMIChassisType=23 DMIChassisVersion= DMIChassisAssetTag= DMIBIOSVendor="Dell Inc." DMIBIOSVersion=2.12.1 DMIBIOSDate=12/04/2020 DMISysVendor="Dell Inc." Backend=Linux LinuxCgroup=/ OSName=Linux OSRelease=3.10.0-957.el7.x86_64 OSVersion="#1 SMP Thu Nov 8 23:39:32 UTC 2018" HostName=miriel023.plafrim.cluster Architecture=x86_64)
Package L#0 (P#0 CPUVendor=GenuineIntel CPUFamilyNumber=6 CPUModelNumber=63 CPUModel="Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz" CPUStepping=2)
L3Cache L#0 (P#0 size=30MiB linesize=64 ways=20)
L2Cache L#0 (P#2 size=256KiB linesize=64 ways=8)
L1dCache L#0 (P#2 size=32KiB linesize=64 ways=8)
L1iCache L#0 (P#2 size=32KiB linesize=64 ways=8)
Core L#0 (P#2)
PU L#0 (P#4)
L2Cache L#1 (P#3 size=256KiB linesize=64 ways=8)
L1dCache L#1 (P#3 size=32KiB linesize=64 ways=8)
L1iCache L#1 (P#3 size=32KiB linesize=64 ways=8)
Core L#1 (P#3)
PU L#1 (P#6)
L2Cache L#2 (P#4 size=256KiB linesize=64 ways=8)
L1dCache L#2 (P#4 size=32KiB linesize=64 ways=8)
L1iCache L#2 (P#4 size=32KiB linesize=64 ways=8)
Core L#2 (P#4)
PU L#2 (P#8)
L2Cache L#3 (P#5 size=256KiB linesize=64 ways=8)
L1dCache L#3 (P#5 size=32KiB linesize=64 ways=8)
L1iCache L#3 (P#5 size=32KiB linesize=64 ways=8)
Core L#3 (P#5)
PU L#3 (P#10)
L2Cache L#4 (P#8 size=256KiB linesize=64 ways=8)
L1dCache L#4 (P#8 size=32KiB linesize=64 ways=8)
L1iCache L#4 (P#8 size=32KiB linesize=64 ways=8)
Core L#4 (P#8)
PU L#4 (P#12)
L2Cache L#5 (P#9 size=256KiB linesize=64 ways=8)
L1dCache L#5 (P#9 size=32KiB linesize=64 ways=8)
L1iCache L#5 (P#9 size=32KiB linesize=64 ways=8)
Core L#5 (P#9)
PU L#5 (P#14)
L2Cache L#6 (P#10 size=256KiB linesize=64 ways=8)
L1dCache L#6 (P#10 size=32KiB linesize=64 ways=8)
L1iCache L#6 (P#10 size=32KiB linesize=64 ways=8)
Core L#6 (P#10)
PU L#6 (P#16)
L2Cache L#7 (P#11 size=256KiB linesize=64 ways=8)
L1dCache L#7 (P#11 size=32KiB linesize=64 ways=8)
L1iCache L#7 (P#11 size=32KiB linesize=64 ways=8)
Core L#7 (P#11)
PU L#7 (P#18)
L2Cache L#8 (P#12 size=256KiB linesize=64 ways=8)
L1dCache L#8 (P#12 size=32KiB linesize=64 ways=8)
L1iCache L#8 (P#12 size=32KiB linesize=64 ways=8)
Core L#8 (P#12)
PU L#8 (P#20)
Package L#1 (P#1 total=64GiB CPUVendor=GenuineIntel CPUFamilyNumber=6 CPUModelNumber=63 CPUModel="Intel(R) Xeon(R) CPU E5-2680 v3 @ 2.50GHz" CPUStepping=2)
NUMANode L#0 (P#1 local=64GiB total=64GiB)
L3Cache L#1 (P#1 size=30MiB linesize=64 ways=20)
L2Cache L#9 (P#18 size=256KiB linesize=64 ways=8)
L1dCache L#9 (P#18 size=32KiB linesize=64 ways=8)
L1iCache L#9 (P#18 size=32KiB linesize=64 ways=8)
Core L#9 (P#2)
PU L#9 (P#5)
L2Cache L#10 (P#19 size=256KiB linesize=64 ways=8)
L1dCache L#10 (P#19 size=32KiB linesize=64 ways=8)
L1iCache L#10 (P#19 size=32KiB linesize=64 ways=8)
Core L#10 (P#3)
PU L#10 (P#7)
L2Cache L#11 (P#20 size=256KiB linesize=64 ways=8)
L1dCache L#11 (P#20 size=32KiB linesize=64 ways=8)
L1iCache L#11 (P#20 size=32KiB linesize=64 ways=8)
Core L#11 (P#4)
PU L#11 (P#9)
L2Cache L#12 (P#21 size=256KiB linesize=64 ways=8)
L1dCache L#12 (P#21 size=32KiB linesize=64 ways=8)
L1iCache L#12 (P#21 size=32KiB linesize=64 ways=8)
Core L#12 (P#5)
PU L#12 (P#11)
L2Cache L#13 (P#24 size=256KiB linesize=64 ways=8)
L1dCache L#13 (P#24 size=32KiB linesize=64 ways=8)
L1iCache L#13 (P#24 size=32KiB linesize=64 ways=8)
Core L#13 (P#8)
PU L#13 (P#13)
L2Cache L#14 (P#25 size=256KiB linesize=64 ways=8)
L1dCache L#14 (P#25 size=32KiB linesize=64 ways=8)
L1iCache L#14 (P#25 size=32KiB linesize=64 ways=8)
Core L#14 (P#9)
PU L#14 (P#15)
L2Cache L#15 (P#26 size=256KiB linesize=64 ways=8)
L1dCache L#15 (P#26 size=32KiB linesize=64 ways=8)
L1iCache L#15 (P#26 size=32KiB linesize=64 ways=8)
Core L#15 (P#10)
PU L#15 (P#17)
L2Cache L#16 (P#27 size=256KiB linesize=64 ways=8)
L1dCache L#16 (P#27 size=32KiB linesize=64 ways=8)
L1iCache L#16 (P#27 size=32KiB linesize=64 ways=8)
Core L#16 (P#11)
PU L#16 (P#19)
depth 0: 1 Machine (type #0)
depth 1: 2 Package (type #1)
depth 2: 2 L3Cache (type #6)
depth 3: 17 L2Cache (type #5)
depth 4: 17 L1dCache (type #4)
depth 5: 17 L1iCache (type #9)
depth 6: 17 Core (type #2)
depth 7: 17 PU (type #3)
Special depth -3: 1 NUMANode (type #13)
7 processors not represented in topology: 0x00e0000f
Topology not from this system