-
Notifications
You must be signed in to change notification settings - Fork 168
/
64intel64-fakeKNL-SNC4-hybrid-msc.console
159 lines (159 loc) · 6.35 KB
/
64intel64-fakeKNL-SNC4-hybrid-msc.console
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
Machine (P#0 total=12GiB ClusterMode=SNC4 MemoryMode=Hybrid50)
Package L#0 (P#0 total=12GiB CPUVendor=GenuineIntel CPUFamilyNumber=6 CPUModelNumber=87 CPUModel=06/57 CPUStepping=0)
Group0(Cluster) L#0 (total=3072MiB)
MemCache L#0 (total=1024MiB size=2048MiB linesize=64 ways=1 Inclusive=1)
NUMANode(DRAM) L#0 (P#0 local=1024MiB total=1024MiB)
NUMANode(MCDRAM) L#1 (P#7 local=2048MiB total=2048MiB)
L2Cache L#0 (size=4096KiB linesize=64)
L1dCache L#0 (size=32KiB linesize=64)
L1iCache L#0 (size=32KiB linesize=64)
Core L#0 (P#0)
PU L#0 (P#0)
PU L#1 (P#16)
PU L#2 (P#32)
PU L#3 (P#48)
L1dCache L#1 (size=32KiB linesize=64)
L1iCache L#1 (size=32KiB linesize=64)
Core L#1 (P#1)
PU L#4 (P#1)
PU L#5 (P#17)
PU L#6 (P#33)
PU L#7 (P#49)
L2Cache L#1 (size=4096KiB linesize=64)
L1dCache L#2 (size=32KiB linesize=64)
L1iCache L#2 (size=32KiB linesize=64)
Core L#2 (P#2)
PU L#8 (P#2)
PU L#9 (P#18)
PU L#10 (P#34)
PU L#11 (P#50)
L1dCache L#3 (size=32KiB linesize=64)
L1iCache L#3 (size=32KiB linesize=64)
Core L#3 (P#3)
PU L#12 (P#3)
PU L#13 (P#19)
PU L#14 (P#35)
PU L#15 (P#51)
Group0(Cluster) L#1 (total=3072MiB)
MemCache L#1 (total=1024MiB size=2048MiB linesize=64 ways=1 Inclusive=1)
NUMANode(DRAM) L#2 (P#1 local=1024MiB total=1024MiB)
NUMANode(MCDRAM) L#3 (P#4 local=2048MiB total=2048MiB)
L2Cache L#2 (size=4096KiB linesize=64)
L1dCache L#4 (size=32KiB linesize=64)
L1iCache L#4 (size=32KiB linesize=64)
Core L#4 (P#4)
PU L#16 (P#4)
PU L#17 (P#20)
PU L#18 (P#36)
PU L#19 (P#52)
L1dCache L#5 (size=32KiB linesize=64)
L1iCache L#5 (size=32KiB linesize=64)
Core L#5 (P#5)
PU L#20 (P#5)
PU L#21 (P#21)
PU L#22 (P#37)
PU L#23 (P#53)
L2Cache L#3 (size=4096KiB linesize=64)
L1dCache L#6 (size=32KiB linesize=64)
L1iCache L#6 (size=32KiB linesize=64)
Core L#6 (P#6)
PU L#24 (P#6)
PU L#25 (P#22)
PU L#26 (P#38)
PU L#27 (P#54)
L1dCache L#7 (size=32KiB linesize=64)
L1iCache L#7 (size=32KiB linesize=64)
Core L#7 (P#7)
PU L#28 (P#7)
PU L#29 (P#23)
PU L#30 (P#39)
PU L#31 (P#55)
Group0(Cluster) L#2 (total=3072MiB)
MemCache L#2 (total=1024MiB size=2048MiB linesize=64 ways=1 Inclusive=1)
NUMANode(DRAM) L#4 (P#2 local=1024MiB total=1024MiB)
NUMANode(MCDRAM) L#5 (P#5 local=2048MiB total=2048MiB)
L2Cache L#4 (size=4096KiB linesize=64)
L1dCache L#8 (size=32KiB linesize=64)
L1iCache L#8 (size=32KiB linesize=64)
Core L#8 (P#8)
PU L#32 (P#8)
PU L#33 (P#24)
PU L#34 (P#40)
PU L#35 (P#56)
L1dCache L#9 (size=32KiB linesize=64)
L1iCache L#9 (size=32KiB linesize=64)
Core L#9 (P#9)
PU L#36 (P#9)
PU L#37 (P#25)
PU L#38 (P#41)
PU L#39 (P#57)
L2Cache L#5 (size=4096KiB linesize=64)
L1dCache L#10 (size=32KiB linesize=64)
L1iCache L#10 (size=32KiB linesize=64)
Core L#10 (P#10)
PU L#40 (P#10)
PU L#41 (P#26)
PU L#42 (P#42)
PU L#43 (P#58)
L1dCache L#11 (size=32KiB linesize=64)
L1iCache L#11 (size=32KiB linesize=64)
Core L#11 (P#11)
PU L#44 (P#11)
PU L#45 (P#27)
PU L#46 (P#43)
PU L#47 (P#59)
Group0(Cluster) L#3 (total=3072MiB)
MemCache L#3 (total=1024MiB size=2048MiB linesize=64 ways=1 Inclusive=1)
NUMANode(DRAM) L#6 (P#3 local=1024MiB total=1024MiB)
NUMANode(MCDRAM) L#7 (P#6 local=2048MiB total=2048MiB)
L2Cache L#6 (size=4096KiB linesize=64)
L1dCache L#12 (size=32KiB linesize=64)
L1iCache L#12 (size=32KiB linesize=64)
Core L#12 (P#12)
PU L#48 (P#12)
PU L#49 (P#28)
PU L#50 (P#44)
PU L#51 (P#60)
L1dCache L#13 (size=32KiB linesize=64)
L1iCache L#13 (size=32KiB linesize=64)
Core L#13 (P#13)
PU L#52 (P#13)
PU L#53 (P#29)
PU L#54 (P#45)
PU L#55 (P#61)
L2Cache L#7 (size=4096KiB linesize=64)
L1dCache L#14 (size=32KiB linesize=64)
L1iCache L#14 (size=32KiB linesize=64)
Core L#14 (P#14)
PU L#56 (P#14)
PU L#57 (P#30)
PU L#58 (P#46)
PU L#59 (P#62)
L1dCache L#15 (size=32KiB linesize=64)
L1iCache L#15 (size=32KiB linesize=64)
Core L#15 (P#15)
PU L#60 (P#15)
PU L#61 (P#31)
PU L#62 (P#47)
PU L#63 (P#63)
depth 0: 1 Machine (type #0)
depth 1: 1 Package (type #1)
depth 2: 4 Group0 (type #12)
depth 3: 8 L2Cache (type #5)
depth 4: 16 L1dCache (type #4)
depth 5: 16 L1iCache (type #9)
depth 6: 16 Core (type #2)
depth 7: 64 PU (type #3)
Special depth -3: 8 NUMANode (type #13)
Special depth -8: 4 MemCache (type #18)
Memory attribute #2 name `Bandwidth' flags 5
NUMANode L#0 = 22500 from cpuset 0x000f000f,0x000f000f (Group0 L#0)
NUMANode L#1 = 90000 from cpuset 0x000f000f,0x000f000f (Group0 L#0)
NUMANode L#2 = 22500 from cpuset 0x00f000f0,0x00f000f0 (Group0 L#1)
NUMANode L#3 = 90000 from cpuset 0x00f000f0,0x00f000f0 (Group0 L#1)
NUMANode L#4 = 22500 from cpuset 0x0f000f00,0x0f000f00 (Group0 L#2)
NUMANode L#5 = 90000 from cpuset 0x0f000f00,0x0f000f00 (Group0 L#2)
NUMANode L#6 = 22500 from cpuset 0xf000f000,0xf000f000 (Group0 L#3)
NUMANode L#7 = 90000 from cpuset 0xf000f000,0xf000f000 (Group0 L#3)
Topology infos: Backend=Linux OSName=Linux OSRelease=3.10.0-327.el7.x86_64 OSVersion="#1 SMP Thu Oct 29 17:29:29 EDT 2015" HostName=localhost.localdomain Architecture=x86_64
Topology not from this system