-
Notifications
You must be signed in to change notification settings - Fork 20
/
p9_pm_hcd_flags.h
144 lines (133 loc) · 5.78 KB
/
p9_pm_hcd_flags.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
/* IBM_PROLOG_BEGIN_TAG */
/* This is an automatically generated prolog. */
/* */
/* $Source: src/import/chips/p9/procedures/hwp/lib/p9_pm_hcd_flags.h $ */
/* */
/* OpenPOWER sbe Project */
/* */
/* Contributors Listed Below - COPYRIGHT 2016,2017 */
/* [+] International Business Machines Corp. */
/* */
/* */
/* Licensed under the Apache License, Version 2.0 (the "License"); */
/* you may not use this file except in compliance with the License. */
/* You may obtain a copy of the License at */
/* */
/* http://www.apache.org/licenses/LICENSE-2.0 */
/* */
/* Unless required by applicable law or agreed to in writing, software */
/* distributed under the License is distributed on an "AS IS" BASIS, */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or */
/* implied. See the License for the specific language governing */
/* permissions and limitations under the License. */
/* */
/* IBM_PROLOG_END_TAG */
///
/// @file p9_pm_hcode_flags.h
/// @brief Hocde defined flag register structures
///
// *HWP HWP Owner: Amit Kumar <akumar3@us.ibm.com>
// *HWP Backup HWP Owner: Greg Still <stillgs@us.ibm.com>
// *HWP FW Owner: Bilicon Patil <bilpatil@in.ibm.com>
// *HWP Team: PM
// *HWP Level: 1
// *HWP Consumed by: FSP:HS:HCD
///
///-----------------------------------------------------------------------------
#ifndef _P9_PM_HCDFLAGS_H_
#define _P9_PM_HCDFLAGS_H_
#ifndef __PPE_PLAT
namespace p9hcd
{
#endif
//Enum form of OCC FLAGs.
enum PM_GPE_OCCFLG_DEFS
{
PGPE_START_NOT_STOP = 0,
PGPE_PSTATE_PROTOCOL_AUTO_ACTIVATE = 1,
PGPE_PSTATE_PROTOCOL_ACTIVATE = 1, // @todo PGPE Hcode dependencies
PGPE_SAFE_MODE = 2,
PM_COMPLEX_SUSPEND = 3,
SGPE_ACTIVE = 8,
SGPE_IGNORE_STOP_CONTROL = 9,
SGPE_IGNORE_STOP_ACTION = 10,
SGPE_IGNORE_STOP_EXITS = 11,
SGPE_IGNORE_STOP_ENTRIES = 12,
SGPE_24_7_ACTIVATE = 14,
SGPE_24_7_ACTIVE = 15,
PIB_I2C_MASTER_ENGINE_1_LOCK_BIT0 = 16, //BIT0 ored BIT1 gives the field
PIB_I2C_MASTER_ENGINE_1_LOCK_BIT1 = 17, //BIT0 ored BIT1 gives the field
PIB_I2C_MASTER_ENGINE_2_LOCK_BIT0 = 18, //BIT0 ored BIT1 gives the field
PIB_I2C_MASTER_ENGINE_2_LOCK_BIT1 = 19, //BIT0 ored BIT1 gives the field
PIB_I2C_MASTER_ENGINE_3_LOCK_BIT0 = 20, //BIT0 ored BIT1 gives the field
PIB_I2C_MASTER_ENGINE_3_LOCK_BIT1 = 21, //BIT0 ored BIT1 gives the field
REQUESTED_ACTIVE_QUAD_UPDATE = 30,
REQUEST_OCC_SAFE_STATE = 31
};
//
//Enum form of OCC SCRATCH2.
//
enum PM_GPE_OCC_SCRATCH2_DEFS
{
PGPE_ACTIVE = 0,
PGPE_PSTATE_PROTOCOL_ACTIVE = 1,
PGPE_SAFE_MODE_ACTIVE = 2,
PM_COMPLEX_SUSPENDED = 3,
SPGE_DEBUG_TRAP_ENABLE = 8,
CME_DEBUG_TRAP_ENABLE = 9,
PGPE_DEBUG_TRAP_ENABLE = 10,
L3_CONTAINED_MODE = 11,
PGPE_SAFE_MODE_ERROR = 12,
PGPE_OP_TRACE_DISABLE = 24,
PGPE_OP_TRACE_MEM_MODE_START = 25,
PGPE_OP_TRACE_MEM_MODE_LENGTH = 2
};
//
//Enum form of CME_FLAGS
//
enum PM_CME_FLAGS_DEFS
{
CME_FLAGS_STOP_READY = 0,
CME_FLAGS_PMCR_READY = 1,
CME_FLAGS_QMGR_READY = 2,
CME_FLAGS_QMGR_MASTER = 3,
CME_FLAGS_RCLK_OPERABLE = 4,
CME_FLAGS_IVRM_OPERABLE = 5,
CME_FLAGS_VDM_OPERABLE = 6,
CME_FLAGS_OCC_HB_SAFE_MODE = 7,
CME_FLAGS_STOP_BLOCK_EXIT_C0 = 8,
CME_FLAGS_STOP_BLOCK_EXIT_C1 = 9,
CME_FLAGS_STOP_BLOCK_ENTRY_C0 = 10,
CME_FLAGS_STOP_BLOCK_ENTRY_C1 = 11,
CME_FLAGS_CORE_QUIESCE_ACTIVE = 12,
CME_FLAGS_PSTATES_ENABLED = 24,
CME_FLAGS_FREQ_UPDT_DISABLE = 25,
CME_FLAGS_EX_ID = 26,
CME_FLAGS_SIBLING_FUNCTIONAL = 27,
CME_FLAGS_STOP_ENTRY_FIRST_C0 = 28,
CME_FLAGS_STOP_ENTRY_FIRST_C1 = 29,
CME_FLAGS_CORE0_GOOD = 30,
CME_FLAGS_CORE1_GOOD = 31
};
//
//Enum form of CME_SCRATCH_
//
enum PM_CME_SCRATCH_DEFS
{
CME_SCRATCH_DB0_PROCESSING_ENABLE = 25,
CME_SCRATCH_LOCAL_PSTATE_IDX_START = 26,
CME_SCRATCH_LOCAL_PSTATE_IDX_LENGTH = 6
};
//
//Enum for of PPM Register Bits for FW Usage
//
enum PM_PPM_FW_FLAGS
{
CPPM_CPMMR_DISABLE_PERIODIC_CORE_QUIESCE = 2,
QPPM_QCCR_IGNORE_QUAD_STOP_EXITS = 10,
QPPM_QCCR_IGNORE_QUAD_STOP_ENTRIES = 11
};
#ifndef __PPE_PLAT
} //End p9hcd namespace
#endif
#endif // _P9_PM_HCDFLAGS_H_