Skip to content

preesm/preesm

Repository files navigation

PREESM

PREESM (the Parallel and Real-time Embedded Executives Scheduling Method) is an open source rapid prototyping and code generation tool. It is primarily employed to simulate signal processing applications and generate code for multi-core Digital Signal Processors. PREESM is developed at the Institute of Electronics and Telecommunications-Rennes (IETR) in collaboration with Texas Instruments France in Nice.

Build Status

All branches [Github Action] SonarCloud
master Build & Test Quality Gate Status Coverage
develop Build & Test Quality Gate Status Coverage

Documentation

Documentation is available online at http://preesm.org/website/

Install>

Releases are available online:

Changelog

See release notes.

Contact

This project is maintained by the Preesm maintainers. Contact us using one of the following:

License

This project is distributed under the CeCILL-C license (see LICENSE file).