/
demo.js
161 lines (155 loc) · 3.61 KB
/
demo.js
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
var Processor = require("./archsim.js");
/* User-defined ISA. Must be a function taking as input `Register` and `Memory`.
* This is how we bind the ISA to the processor's onboard reg/memory instantiation. */
var isa = function (Register, Memory, ProgramCounter) {
var condition = false;
var overflow = 0;
return [
{
cmd: "mov",
desc: "Move a number constant into a register",
syntax: [
[
{src1: Number},
{dest: Register}
]
],
eval: function (src1) {
return src1;
}
},
{
cmd: "add",
desc: "Add two numbers into a register",
syntax: [
[
{src1: Register},
{src2: Number}
],
[
{src1: Register},
{src2: Number},
{dest: Register}
],
[
{src1: Register},
{src2: Register},
{dest: Register}
],
[
{dest: Register},
{src1: Number},
{src2: Number}
]
],
eval: function (src1, src2) {
return src1 + src2;
}
},
{
cmd: "sub",
desc: "Subtract two numbers into a register",
syntax: [
[
{src1: Register},
{src2: Number},
{dest: Register}
],
[
{src1: Register},
{src2: Register},
{dest: Register}
]
],
eval: function (src1, src2) {
return src1 - src2;
}
},
{
cmd: "st",
desc: "Store a value from a register into memory",
syntax: [
[
{src1: Register},
{dest: Memory}
]
],
eval: function (src1) {
return src1;
}
},
{
cmd: "ld",
desc: "Load a value from memory into register",
syntax: [
[
{src1: Memory},
{dest: Register}
]
],
eval: function (src1) {
return src1;
}
},
{
cmd: "bra",
desc: "Unconditional branch with relative instruction offset",
syntax: [
[
{src1: Number}
]
],
eval: function (src1) {
ProgramCounter.set(ProgramCounter.get() + src1);
}
},
{
cmd: "br",
desc: "Conditional branch with relative instruction offset",
syntax: [
[
{src1: Number}
]
],
eval: function (src1) {
if (condition) {
ProgramCounter.set(ProgramCounter.get() + src1);
}
}
},
{
cmd: "slt",
desc: "Set the condition bit if src1 < src2",
syntax: [
[
{src1: Register},
{src2: Register}
],
[
{src1: Register},
{src2: Number}
]
],
eval: function (src1, src2) {
condition = src1 < src2;
}
}
];
};
/* create a new processor with the isa defined above.
* 32 registers in this processor with 1024-cell onboard memory.
*/
var proc = new Processor(isa, 12, 8, 128, 8);
/* define the oninstructioncomplete listener -- executed after pc is incremented */
proc.onProgramComplete = function (r, m) {
for (var i = 0; i < r.getRegisterFile().length; i++) {
console.log("r[" + i + "]: " + r.getReg(i).valueOf());
}
console.log("m[0]: " + m.getCell(0).valueOf());
};
/* define onerror listener -- executed when there is an error anywhere in the processor. */
proc.onError = function (e) {
console.error(e);
}
/* load a user program into the processor and execute it */
proc.load("mov 0, r[0]\nadd r[1], 5\nadd r[0], 1\nslt r[0], 10\nbr -4\nmov 0xFF, r[3]\nst r[3], m[0]\nadd r[6], 9, 7").exec();