Issues: riscv-software-src/opensbi
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
System freezes when setting smp value to 54 or higher with qemu-system-riscv64
#353
opened Apr 26, 2024 by
imguoguo
Handling interrupts with multiple privileges on multiple harts in OpenSBI
#348
opened Mar 19, 2024 by
Popebl
Is there any upper memory bound for initramfs or opensbi or kernel?
#347
opened Feb 29, 2024 by
NazerkeT
TH1520(C910)boot information: CPU1、CPU2、CPU3: failed to come online ; only CPU0 succeed to come online
#336
opened Dec 1, 2023 by
ixgbe01
sbi_cppc_write
is never passed the full 64-bit value when __riscv_xlen == 32
#334
opened Nov 25, 2023 by
repnop
SBI_EXT_0_1_CONSOLE_GETCHAR returns error when key pressed
#302
opened Apr 16, 2023 by
roadriverrail
What is the best way to setup a core to be visible in M-mode but not by an operating system in S/U-mode?
#298
opened Mar 25, 2023 by
chungmcl
Previous Next
ProTip!
Follow long discussions with comments:>50.