Skip to content
This repository has been archived by the owner on May 14, 2024. It is now read-only.

LiteX blurb on Zephyr intro page is garbled/confusing #45

Open
TommyMurphyTM1234 opened this issue Oct 11, 2021 · 0 comments
Open

LiteX blurb on Zephyr intro page is garbled/confusing #45

TommyMurphyTM1234 opened this issue Oct 11, 2021 · 0 comments

Comments

@TommyMurphyTM1234
Copy link

TommyMurphyTM1234 commented Oct 11, 2021

This text (bold emphasis is mine):

The LiteX soft SoC, developed in MiGen/Python that VexRiscv can be - and often is - combined with scales from simple designs with UART or SPI, I2C to complex setups with Ethernet, USB, PCIe, DDR controllers etc.

on this page of the docs:

https://risc-v-getting-started-guide.readthedocs.io/en/latest/zephyr-introduction.html

is garbled/confusing - particularly the bit in bold - but I'm not in a position to suggest a correction myself unfortunately.

Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant