You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
{{ message }}
This repository has been archived by the owner on Dec 5, 2023. It is now read-only.
Hi, i wanted to ask if it is possible for you to add support for bottom boot flash chips?
I have a bunch of them here, that works normally when reading from it, but writing from the console is the big problem, because of the flipped sectors and the shifted address space.
Like a translation layer between the consoles normal top boot flash sectors and the bottom boot flash sectors. E.g. sector SA34(bottom) == SA0(top), sector SA33(bottom) == SA1(top), etc. And redirecting the addresses for read and write to the specific sectors. So that the CPLD behaves like with a Top Boot Device?
The proper fix would be the modify XeniumOS to support different flash chips, unfortunately due to the source code never being released these types of changes are very difficult :(
Hi, i wanted to ask if it is possible for you to add support for bottom boot flash chips?
I have a bunch of them here, that works normally when reading from it, but writing from the console is the big problem, because of the flipped sectors and the shifted address space.
Like a translation layer between the consoles normal top boot flash sectors and the bottom boot flash sectors. E.g. sector SA34(bottom) == SA0(top), sector SA33(bottom) == SA1(top), etc. And redirecting the addresses for read and write to the specific sectors. So that the CPLD behaves like with a Top Boot Device?
Page 14 and 15 from the Datasheet.
greez.
The text was updated successfully, but these errors were encountered: