Skip to content
View SerLippo's full-sized avatar
  • Kunlunxin
  • Shanghai
Block or Report

Block or report SerLippo

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. Lemmings Lemmings Public

    This is a simple UVM env for DV starters.

    SystemVerilog 2

  2. sl_apb_vip sl_apb_vip Public

    This is a simple apb vip.

    SystemVerilog 1

  3. sl_uart_vip sl_uart_vip Public

    This is a simple uart vip, which supports baud_divisor and line control register.

    SystemVerilog 1

  4. vrun vrun Public

    This is a VCS regression script. Still under developing.

    Python 1

  5. tinyriscv-uvm tinyriscv-uvm Public

    Forked from liangkangnan/tinyriscv

    A very simple and easy to understand RISC-V core with uvm verification environment.

    C 1 1

  6. tiny-gpu-uvm tiny-gpu-uvm Public

    Forked from adam-maj/tiny-gpu

    A minimal GPU design in Verilog to learn how GPUs work from the ground up, with UVM.

    SystemVerilog 1