forked from f4pga/f4pga-arch-defs
/
cells_map.v
11116 lines (10024 loc) · 411 KB
/
cells_map.v
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
// ============================================================================
// FFs
module CESR_MUX(input CE, SR, output CE_OUT, SR_OUT);
parameter _TECHMAP_CONSTMSK_CE_ = 0;
parameter _TECHMAP_CONSTVAL_CE_ = 0;
parameter _TECHMAP_CONSTMSK_SR_ = 0;
parameter _TECHMAP_CONSTVAL_SR_ = 0;
localparam CEUSED = _TECHMAP_CONSTMSK_CE_ == 0 || _TECHMAP_CONSTVAL_CE_ == 0;
localparam SRUSED = _TECHMAP_CONSTMSK_SR_ == 0 || _TECHMAP_CONSTVAL_SR_ == 1;
if(CEUSED) begin
assign CE_OUT = CE;
end else begin
CE_VCC ce(
.VCC(CE_OUT)
);
end
if(SRUSED) begin
assign SR_OUT = SR;
end else begin
SR_GND sr(
.GND(SR_OUT)
);
end
endmodule
module FD (output reg Q, input C, D);
parameter [0:0] INIT = 1'b0;
wire CE_SIG;
wire SR_SIG;
CESR_MUX cesr_mux(
.CE(1'b1),
.SR(1'b0),
.CE_OUT(CE_SIG),
.SR_OUT(SR_SIG)
);
FDRE_ZINI #(.ZINI(!|INIT), .IS_C_INVERTED(|0))
_TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(CE_SIG), .R(SR_SIG));
endmodule
module FDRE (output reg Q, input C, CE, D, R);
parameter [0:0] INIT = 1'b0;
wire CE_SIG;
wire SR_SIG;
CESR_MUX cesr_mux(
.CE(CE),
.SR(R),
.CE_OUT(CE_SIG),
.SR_OUT(SR_SIG)
);
FDRE_ZINI #(.ZINI(!|INIT), .IS_C_INVERTED(|0))
_TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(CE_SIG), .R(SR_SIG));
endmodule
module FDSE (output reg Q, input C, CE, D, S);
parameter [0:0] INIT = 1'b1;
wire CE_SIG;
wire SR_SIG;
CESR_MUX cesr_mux(
.CE(CE),
.SR(S),
.CE_OUT(CE_SIG),
.SR_OUT(SR_SIG)
);
FDSE_ZINI #(.ZINI(!|INIT), .IS_C_INVERTED(|0))
_TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(CE_SIG), .S(SR_SIG));
endmodule
module FDCE (output reg Q, input C, CE, D, CLR);
parameter [0:0] INIT = 1'b0;
wire CE_SIG;
wire SR_SIG;
CESR_MUX cesr_mux(
.CE(CE),
.SR(CLR),
.CE_OUT(CE_SIG),
.SR_OUT(SR_SIG)
);
FDCE_ZINI #(.ZINI(!|INIT), .IS_C_INVERTED(|0))
_TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(CE_SIG), .CLR(SR_SIG));
endmodule
module FDPE (output reg Q, input C, CE, D, PRE);
parameter [0:0] INIT = 1'b1;
wire CE_SIG;
wire SR_SIG;
CESR_MUX cesr_mux(
.CE(CE),
.SR(PRE),
.CE_OUT(CE_SIG),
.SR_OUT(SR_SIG)
);
FDPE_ZINI #(.ZINI(!|INIT), .IS_C_INVERTED(|0))
_TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(CE_SIG), .PRE(SR_SIG));
endmodule
module FDRE_1 (output reg Q, input C, CE, D, R);
parameter [0:0] INIT = 1'b0;
wire CE_SIG;
wire SR_SIG;
CESR_MUX cesr_mux(
.CE(CE),
.SR(R),
.CE_OUT(CE_SIG),
.SR_OUT(SR_SIG)
);
FDRE_ZINI #(.ZINI(!|INIT), .IS_C_INVERTED(|1))
_TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(CE_SIG), .R(SR_SIG));
endmodule
module FDSE_1 (output reg Q, input C, CE, D, S);
parameter [0:0] INIT = 1'b1;
wire CE_SIG;
wire SR_SIG;
CESR_MUX cesr_mux(
.CE(CE),
.SR(S),
.CE_OUT(CE_SIG),
.SR_OUT(SR_SIG)
);
FDSE_ZINI #(.ZINI(!|INIT), .IS_C_INVERTED(|1))
_TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(CE_SIG), .S(SR_SIG));
endmodule
module FDCE_1 (output reg Q, input C, CE, D, CLR);
parameter [0:0] INIT = 1'b0;
wire CE_SIG;
wire SR_SIG;
CESR_MUX cesr_mux(
.CE(CE),
.SR(CLR),
.CE_OUT(CE_SIG),
.SR_OUT(SR_SIG)
);
FDCE_ZINI #(.ZINI(!|INIT), .IS_C_INVERTED(|1))
_TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(CE_SIG), .CLR(SR_SIG));
endmodule
module FDPE_1 (output reg Q, input C, CE, D, PRE);
parameter [0:0] INIT = 1'b1;
wire CE_SIG;
wire SR_SIG;
CESR_MUX cesr_mux(
.CE(CE),
.SR(PRE),
.CE_OUT(CE_SIG),
.SR_OUT(SR_SIG)
);
FDPE_ZINI #(.ZINI(!|INIT), .IS_C_INVERTED(|1))
_TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(CE_SIG), .PRE(SR_SIG));
endmodule
// ============================================================================
// LUTs
module LUT1(output O, input I0);
parameter [1:0] INIT = 0;
\$lut #(
.WIDTH(1),
.LUT(INIT)
) _TECHMAP_REPLACE_ (
.A(I0),
.Y(O)
);
endmodule
module LUT2(output O, input I0, I1);
parameter [3:0] INIT = 0;
\$lut #(
.WIDTH(2),
.LUT(INIT)
) _TECHMAP_REPLACE_ (
.A({I1, I0}),
.Y(O)
);
endmodule
module LUT3(output O, input I0, I1, I2);
parameter [7:0] INIT = 0;
\$lut #(
.WIDTH(3),
.LUT(INIT)
) _TECHMAP_REPLACE_ (
.A({I2, I1, I0}),
.Y(O)
);
endmodule
module LUT4(output O, input I0, I1, I2, I3);
parameter [15:0] INIT = 0;
\$lut #(
.WIDTH(4),
.LUT(INIT)
) _TECHMAP_REPLACE_ (
.A({I3, I2, I1, I0}),
.Y(O)
);
endmodule
module LUT5(output O, input I0, I1, I2, I3, I4);
parameter [31:0] INIT = 0;
\$lut #(
.WIDTH(5),
.LUT(INIT)
) _TECHMAP_REPLACE_ (
.A({I4, I3, I2, I1, I0}),
.Y(O)
);
endmodule
module LUT6(output O, input I0, I1, I2, I3, I4, I5);
parameter [63:0] INIT = 0;
wire T0, T1;
\$lut #(
.WIDTH(5),
.LUT(INIT[31:0])
) fpga_lut_0 (
.A({I4, I3, I2, I1, I0}),
.Y(T0)
);
\$lut #(
.WIDTH(5),
.LUT(INIT[63:32])
) fpga_lut_1 (
.A({I4, I3, I2, I1, I0}),
.Y(T1)
);
MUXF6 fpga_mux_0 (.O(O), .I0(T0), .I1(T1), .S(I5));
endmodule
// ============================================================================
// Distributed RAMs
module RAM128X1S (
output O,
input D, WCLK, WE,
input A6, A5, A4, A3, A2, A1, A0
);
parameter [127:0] INIT = 128'bx;
parameter IS_WCLK_INVERTED = 0;
wire low_lut_o6;
wire high_lut_o6;
wire [5:0] A = {A5, A4, A3, A2, A1, A0};
// DPRAM64_for_RAM128X1D is used here because RAM128X1S only consumes half of the
// slice, but WA7USED is slice wide. The packer should be able to pack two
// RAM128X1S in a slice, but it should not be able to pack RAM128X1S and
// a RAM64X1[SD]. It is unclear if RAM32X1[SD] or RAM32X2S can be packed
// with a RAM128X1S, so for now it is forbidden.
//
// Note that a RAM128X1D does not require [SD]PRAM128 because it consumes
// the entire slice.
DPRAM64_for_RAM128X1D #(
.INIT(INIT[63:0]),
.IS_WCLK_INVERTED(IS_WCLK_INVERTED),
.HIGH_WA7_SELECT(0)
) ram0 (
.DI(D),
.A(A),
.WA(A),
.WA7(A6),
.CLK(WCLK),
.WE(WE),
.O(low_lut_o6)
);
DPRAM64_for_RAM128X1D #(
.INIT(INIT[127:64]),
.IS_WCLK_INVERTED(IS_WCLK_INVERTED),
.HIGH_WA7_SELECT(1)
) ram1 (
.DI(D),
.A(A),
.WA(A),
.WA7(A6),
.CLK(WCLK),
.WE(WE),
.O(high_lut_o6)
);
MUXF7 ram_f7_mux (.O(O), .I0(low_lut_o6), .I1(high_lut_o6), .S(A6));
endmodule
module RAM128X1D (
output DPO, SPO,
input D, WCLK, WE,
input [6:0] A, DPRA
);
parameter [127:0] INIT = 128'bx;
parameter IS_WCLK_INVERTED = 0;
wire dlut_o6;
wire clut_o6;
wire blut_o6;
wire alut_o6;
DPRAM64_for_RAM128X1D #(
.INIT(INIT[63:0]),
.IS_WCLK_INVERTED(IS_WCLK_INVERTED),
.HIGH_WA7_SELECT(0)
) ram0 (
.DI(D),
.A(A[5:0]),
.WA(A[5:0]),
.WA7(A[6]),
.CLK(WCLK),
.WE(WE),
.O(dlut_o6)
);
DPRAM64_for_RAM128X1D #(
.INIT(INIT[127:64]),
.IS_WCLK_INVERTED(IS_WCLK_INVERTED),
.HIGH_WA7_SELECT(1)
) ram1 (
.DI(D),
.A(A[5:0]),
.WA(A[5:0]),
.WA7(A[6]),
.CLK(WCLK),
.WE(WE),
.O(clut_o6)
);
DPRAM64_for_RAM128X1D #(
.INIT(INIT[63:0]),
.IS_WCLK_INVERTED(IS_WCLK_INVERTED),
.HIGH_WA7_SELECT(0)
) ram2 (
.DI(D),
.A(DPRA[5:0]),
.WA(A[5:0]),
.WA7(A[6]),
.CLK(WCLK),
.WE(WE),
.O(blut_o6)
);
DPRAM64_for_RAM128X1D #(
.INIT(INIT[127:64]),
.IS_WCLK_INVERTED(IS_WCLK_INVERTED),
.HIGH_WA7_SELECT(0)
) ram3 (
.DI(D),
.A(DPRA[5:0]),
.WA(A[5:0]),
.WA7(A[6]),
.CLK(WCLK),
.WE(WE),
.O(alut_o6)
);
wire SPO_FORCE;
wire DPO_FORCE;
MUXF7 f7b_mux (.O(SPO_FORCE), .I0(dlut_o6), .I1(clut_o6), .S(A[6]));
MUXF7 f7a_mux (.O(DPO_FORCE), .I0(blut_o6), .I1(alut_o6), .S(DPRA[6]));
DRAM_2_OUTPUT_STUB stub (
.SPO(SPO_FORCE), .DPO(DPO_FORCE),
.SPO_OUT(SPO), .DPO_OUT(DPO));
endmodule
module RAM256X1S (
output O,
input D, WCLK, WE,
input [7:0] A
);
parameter [256:0] INIT = 256'bx;
parameter IS_WCLK_INVERTED = 0;
wire dlut_o6;
wire clut_o6;
wire blut_o6;
wire alut_o6;
wire f7b_o;
wire f7a_o;
DPRAM64 #(
.INIT(INIT[63:0]),
.IS_WCLK_INVERTED(IS_WCLK_INVERTED),
.WA7USED(1),
.WA8USED(1),
.HIGH_WA7_SELECT(0),
.HIGH_WA8_SELECT(0)
) ram0 (
.DI(D),
.A(A[5:0]),
.WA(A[5:0]),
.WA7(A[6]),
.WA8(A[7]),
.CLK(WCLK),
.WE(WE),
.O(dlut_o6)
);
DPRAM64 #(
.INIT(INIT[127:64]),
.IS_WCLK_INVERTED(IS_WCLK_INVERTED),
.WA7USED(1),
.WA8USED(1),
.HIGH_WA7_SELECT(1),
.HIGH_WA8_SELECT(0)
) ram1 (
.DI(D),
.A(A[5:0]),
.WA(A[5:0]),
.WA7(A[6]),
.WA8(A[7]),
.CLK(WCLK),
.WE(WE),
.O(clut_o6)
);
DPRAM64 #(
.INIT(INIT[191:128]),
.IS_WCLK_INVERTED(IS_WCLK_INVERTED),
.WA7USED(1),
.WA8USED(1),
.HIGH_WA7_SELECT(0),
.HIGH_WA8_SELECT(1)
) ram2 (
.DI(D),
.A(A[5:0]),
.WA(A[5:0]),
.WA7(A[6]),
.WA8(A[7]),
.CLK(WCLK),
.WE(WE),
.O(blut_o6)
);
DPRAM64 #(
.INIT(INIT[255:192]),
.IS_WCLK_INVERTED(IS_WCLK_INVERTED),
.WA7USED(1),
.WA8USED(1),
.HIGH_WA7_SELECT(1),
.HIGH_WA8_SELECT(1)
) ram3 (
.DI(D),
.A(A[5:0]),
.WA(A[5:0]),
.WA7(A[6]),
.WA8(A[7]),
.CLK(WCLK),
.WE(WE),
.O(alut_o6)
);
MUXF7 f7b_mux (.O(f7b_o), .I0(dlut_o6), .I1(clut_o6), .S(A[6]));
MUXF7 f7a_mux (.O(f7a_o), .I0(blut_o6), .I1(alut_o6), .S(A[6]));
MUXF8 f8_mux (.O(O), .I0(f7b_o), .I1(f7a_o), .S(A[7]));
endmodule
module RAM32X1D (
output DPO, SPO,
input D, WCLK, WE,
input A0, A1, A2, A3, A4,
input DPRA0, DPRA1, DPRA2, DPRA3, DPRA4
);
parameter [31:0] INIT = 32'bx;
parameter IS_WCLK_INVERTED = 0;
wire [4:0] WA = {A4, A3, A2, A1, A0};
wire [4:0] DPRA = {DPRA4, DPRA3, DPRA2, DPRA1, DPRA0};
wire SPO_FORCE, DPO_FORCE;
DPRAM32 #(
.INIT_00(INIT),
.IS_WCLK_INVERTED(IS_WCLK_INVERTED)
) ram0 (
.DI(D),
.A(WA),
.WA(WA),
.CLK(WCLK),
.WE(WE),
.O(SPO_FORCE)
);
DPRAM32 #(
.INIT_00(INIT),
.IS_WCLK_INVERTED(IS_WCLK_INVERTED)
) ram1 (
.DI(D),
.A(DPRA),
.WA(WA),
.CLK(WCLK),
.WE(WE),
.O(DPO_FORCE)
);
DRAM_2_OUTPUT_STUB stub (
.SPO(SPO_FORCE), .DPO(DPO_FORCE),
.SPO_OUT(SPO), .DPO_OUT(DPO));
endmodule
module RAM32X1S (
output O,
input D, WCLK, WE,
input A0, A1, A2, A3, A4
);
parameter [31:0] INIT = 32'bx;
parameter IS_WCLK_INVERTED = 0;
SPRAM32 #(
.INIT_00(INIT),
.IS_WCLK_INVERTED(IS_WCLK_INVERTED)
) dram_S (
.DI(D),
.A({A4, A3, A2, A1, A0}),
.WA({A4, A3, A2, A1, A0}),
.CLK(WCLK),
.WE(WE),
.O(O)
);
endmodule
module RAM32X2S (
output O0, O1,
input D0, D1, WCLK, WE,
input A0, A1, A2, A3, A4
);
parameter [31:0] INIT_00 = 32'bx;
parameter [31:0] INIT_01 = 32'bx;
parameter IS_WCLK_INVERTED = 0;
DPRAM32 #(
.INIT_00(INIT_00),
.IS_WCLK_INVERTED(IS_WCLK_INVERTED)
) ram0 (
.DI(D0),
.A({A4, A3, A2, A1, A0}),
.WA({A4, A3, A2, A1, A0}),
.CLK(WCLK),
.WE(WE),
.O(O0)
);
DPRAM32 #(
.INIT_00(INIT_01),
.IS_WCLK_INVERTED(IS_WCLK_INVERTED)
) ram1 (
.DI(D1),
.A({A4, A3, A2, A1, A0}),
.WA({A4, A3, A2, A1, A0}),
.CLK(WCLK),
.WE(WE),
.O(O1),
);
endmodule
module RAM32M (
output [1:0] DOA, DOB, DOC, DOD,
input [1:0] DIA, DIB, DIC, DID,
input [4:0] ADDRA, ADDRB, ADDRC, ADDRD,
input WE, WCLK
);
parameter [63:0] INIT_A = 64'bx;
parameter [63:0] INIT_B = 64'bx;
parameter [63:0] INIT_C = 64'bx;
parameter [63:0] INIT_D = 64'bx;
parameter IS_WCLK_INVERTED = 0;
wire [1:0] DOD_TO_STUB;
wire [1:0] DOC_TO_STUB;
wire [1:0] DOB_TO_STUB;
wire [1:0] DOA_TO_STUB;
function [31:0] every_other_bit_32;
input [63:0] in;
input odd;
integer i;
for (i = 0; i < 32; i = i + 1) begin
every_other_bit_32[i] = in[i * 2 + odd];
end
endfunction
DPRAM32 #(
.INIT_00(every_other_bit_32(INIT_A, 1'b1)),
.IS_WCLK_INVERTED(IS_WCLK_INVERTED)
) ram_a1 (
.DI(DIA[1]),
.A(ADDRA),
.WA(ADDRD),
.CLK(WCLK),
.WE(WE),
.O(DOA_TO_STUB[1])
);
DPRAM32 #(
.INIT_00(every_other_bit_32(INIT_A, 1'b0)),
.IS_WCLK_INVERTED(IS_WCLK_INVERTED)
) ram_a0 (
.DI(DIA[0]),
.A(ADDRA),
.WA(ADDRD),
.CLK(WCLK),
.WE(WE),
.O(DOA_TO_STUB[0])
);
DPRAM32 #(
.INIT_00(every_other_bit_32(INIT_B, 1'b1)),
.IS_WCLK_INVERTED(IS_WCLK_INVERTED)
) ram_b1 (
.DI(DIB[1]),
.A(ADDRB),
.WA(ADDRD),
.CLK(WCLK),
.WE(WE),
.O(DOB_TO_STUB[1])
);
DPRAM32 #(
.INIT_00(every_other_bit_32(INIT_B, 1'b0)),
.IS_WCLK_INVERTED(IS_WCLK_INVERTED)
) ram_b0 (
.DI(DIB[0]),
.A(ADDRB),
.WA(ADDRD),
.CLK(WCLK),
.WE(WE),
.O(DOB_TO_STUB[0])
);
DPRAM32 #(
.INIT_00(every_other_bit_32(INIT_C, 1'b1)),
.IS_WCLK_INVERTED(IS_WCLK_INVERTED)
) ram_c1 (
.DI(DIC[1]),
.A(ADDRC),
.WA(ADDRD),
.CLK(WCLK),
.WE(WE),
.O(DOC_TO_STUB[1])
);
DPRAM32 #(
.INIT_00(every_other_bit_32(INIT_C, 1'b0)),
.IS_WCLK_INVERTED(IS_WCLK_INVERTED)
) ram_c0 (
.DI(DIC[0]),
.A(ADDRC),
.WA(ADDRD),
.CLK(WCLK),
.WE(WE),
.O(DOC_TO_STUB[0])
);
DPRAM32 #(
.INIT_00(every_other_bit_32(INIT_D, 1'b1)),
.IS_WCLK_INVERTED(IS_WCLK_INVERTED)
) ram_d1 (
.DI(DID[1]),
.A(ADDRD),
.WA(ADDRD),
.CLK(WCLK),
.WE(WE),
.O(DOD_TO_STUB[1])
);
DPRAM32 #(
.INIT_00(every_other_bit_32(INIT_D, 0)),
.IS_WCLK_INVERTED(IS_WCLK_INVERTED)
) ram_d0 (
.DI(DID[0]),
.A(ADDRD),
.WA(ADDRD),
.CLK(WCLK),
.WE(WE),
.O(DOD_TO_STUB[0])
);
DRAM_8_OUTPUT_STUB stub (
.DOD1(DOD_TO_STUB[1]), .DOD1_OUT(DOD[1]),
.DOC1(DOC_TO_STUB[1]), .DOC1_OUT(DOC[1]),
.DOB1(DOB_TO_STUB[1]), .DOB1_OUT(DOB[1]),
.DOA1(DOA_TO_STUB[1]), .DOA1_OUT(DOA[1]),
.DOD0(DOD_TO_STUB[0]), .DOD0_OUT(DOD[0]),
.DOC0(DOC_TO_STUB[0]), .DOC0_OUT(DOC[0]),
.DOB0(DOB_TO_STUB[0]), .DOB0_OUT(DOB[0]),
.DOA0(DOA_TO_STUB[0]), .DOA0_OUT(DOA[0])
);
endmodule
module RAM64M (
output DOA, DOB, DOC, DOD,
input DIA, DIB, DIC, DID,
input [5:0] ADDRA, ADDRB, ADDRC, ADDRD,
input WE, WCLK
);
parameter [63:0] INIT_A = 64'bx;
parameter [63:0] INIT_B = 64'bx;
parameter [63:0] INIT_C = 64'bx;
parameter [63:0] INIT_D = 64'bx;
parameter IS_WCLK_INVERTED = 0;
wire DOD_TO_STUB;
wire DOC_TO_STUB;
wire DOB_TO_STUB;
wire DOA_TO_STUB;
DPRAM64 #(
.INIT(INIT_D),
.IS_WCLK_INVERTED(IS_WCLK_INVERTED)
) dram_d (
.DI(DID),
.A(ADDRD),
.WA(ADDRD),
.CLK(WCLK),
.WE(WE),
.O(DOD_TO_STUB)
);
DPRAM64 #(
.INIT(INIT_C),
.IS_WCLK_INVERTED(IS_WCLK_INVERTED)
) dram_c (
.DI(DIC),
.A(ADDRC),
.WA(ADDRD),
.CLK(WCLK),
.WE(WE),
.O(DOC_TO_STUB)
);
DPRAM64 #(
.INIT(INIT_B),
.IS_WCLK_INVERTED(IS_WCLK_INVERTED)
) dram_b (
.DI(DIB),
.A(ADDRB),
.WA(ADDRD),
.CLK(WCLK),
.WE(WE),
.O(DOB_TO_STUB)
);
DPRAM64 #(
.INIT(INIT_A),
.IS_WCLK_INVERTED(IS_WCLK_INVERTED)
) dram_a (
.DI(DIA),
.A(ADDRA),
.WA(ADDRD),
.CLK(WCLK),
.WE(WE),
.O(DOA_TO_STUB)
);
DRAM_4_OUTPUT_STUB stub (
.DOD(DOD_TO_STUB), .DOD_OUT(DOD),
.DOC(DOC_TO_STUB), .DOC_OUT(DOC),
.DOB(DOB_TO_STUB), .DOB_OUT(DOB),
.DOA(DOA_TO_STUB), .DOA_OUT(DOA)
);
endmodule
module RAM64X1D (
output DPO, SPO,
input D, WCLK, WE,
input A0, A1, A2, A3, A4, A5,
input DPRA0, DPRA1, DPRA2, DPRA3, DPRA4, DPRA5
);
parameter [63:0] INIT = 64'bx;
parameter IS_WCLK_INVERTED = 0;
wire [5:0] WA = {A5, A4, A3, A2, A1, A0};
wire [5:0] DPRA = {DPRA5, DPRA4, DPRA3, DPRA2, DPRA1, DPRA0};
wire SPO_FORCE, DPO_FORCE;
DPRAM64 #(
.INIT(INIT),
.IS_WCLK_INVERTED(IS_WCLK_INVERTED)
) dram1 (
.DI(D),
.A(WA),
.WA(WA),
.CLK(WCLK),
.WE(WE),
.O(SPO_FORCE)
);
wire Dstub;
DI64_STUB stub1 (
.DI(D),
.DO(Dstub)
);
DPRAM64 #(
.INIT(INIT),
.IS_WCLK_INVERTED(IS_WCLK_INVERTED)
) dram0 (
.DI(Dstub),
.A(DPRA),
.WA(WA),
.CLK(WCLK),
.WE(WE),
.O(DPO_FORCE)
);
DRAM_2_OUTPUT_STUB stub (
.SPO(SPO_FORCE), .DPO(DPO_FORCE),
.SPO_OUT(SPO), .DPO_OUT(DPO));
endmodule
module RAM64X1S (
output O,
input D, WCLK, WE,
input A0, A1, A2, A3, A4, A5
);
parameter [63:0] INIT = 64'bx;
parameter IS_WCLK_INVERTED = 0;
DPRAM64 #(
.INIT(INIT),
.IS_WCLK_INVERTED(IS_WCLK_INVERTED)
) dram0 (
.DI(D),
.A({A5, A4, A3, A2, A1, A0}),
.WA({A5, A4, A3, A2, A1, A0}),
.CLK(WCLK),
.WE(WE),
.O(O)
);
endmodule
// ============================================================================
// Block RAMs
module RAMB18E1 (
input CLKARDCLK,
input CLKBWRCLK,
input ENARDEN,
input ENBWREN,
input REGCEAREGCE,
input REGCEB,
input RSTRAMARSTRAM,
input RSTRAMB,
input RSTREGARSTREG,
input RSTREGB,
input [13:0] ADDRARDADDR,
input [13:0] ADDRBWRADDR,
input [15:0] DIADI,
input [15:0] DIBDI,
input [1:0] DIPADIP,
input [1:0] DIPBDIP,
input [1:0] WEA,
input [3:0] WEBWE,
output [15:0] DOADO,
output [15:0] DOBDO,
output [1:0] DOPADOP,
output [1:0] DOPBDOP
);
parameter [17:0] INIT_A = 18'h0;
parameter [17:0] INIT_B = 18'h0;
parameter [17:0] SRVAL_A = 18'h0;
parameter [17:0] SRVAL_B = 18'h0;
parameter INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_10 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_11 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_1A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_1B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_1C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_1D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_1E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_1F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_20 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_21 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_2A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_2B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_2C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_2D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_2E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_2F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_30 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_31 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_3A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_3B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_3C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_3D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_3E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_3F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
parameter IS_CLKARDCLK_INVERTED = 1'b0;
parameter IS_CLKBWRCLK_INVERTED = 1'b0;
parameter IS_ENARDEN_INVERTED = 1'b0;
parameter IS_ENBWREN_INVERTED = 1'b0;
parameter IS_RSTRAMARSTRAM_INVERTED = 1'b0;
parameter IS_RSTRAMB_INVERTED = 1'b0;
parameter IS_RSTREGARSTREG_INVERTED = 1'b0;
parameter IS_RSTREGB_INVERTED = 1'b0;
parameter _TECHMAP_CONSTMSK_CLKARDCLK_ = 0;
parameter _TECHMAP_CONSTVAL_CLKARDCLK_ = 0;
parameter _TECHMAP_CONSTMSK_CLKBWRCLK_ = 0;
parameter _TECHMAP_CONSTVAL_CLKBWRCLK_ = 0;
parameter _TECHMAP_CONSTMSK_REGCLKARDRCLK_ = 0;