New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
X86-64 AES-ni support #45
Comments
Thanks for the notification. I'm definitely interested in this, just not sure when I'll get around to it. Patches welcome, of course ☺ |
are we going to work on this after 4 years? |
Hello @lidh15 . As this is an open source community project, anyone is welcome to work on this feature. If you want to participate, I would be happy to assist you or anyone. |
I'm not an expert on this but what I found was that we could simply pick those APIs @mjmacleod contributed to |
May be useful: there is aesenc implementation that looks simple https://github.com/veorq/aesenc-noNI |
@Vineg can you send a PR? |
It would be nice if simde implemented support for AES, especially AES round as this particular part of AES is also used in a lot of hash algorithms etc.
Many x86 based CPUs support this via AES-ni; and a lot of armv8 cores implement it via 'crypto extensions'. For arm cpus that don't have neon its possible to make use of other neon intrinsics.
I've submitted a PR to sse2neon that implements _mm_aesenc_si128 which is the most important instruction - it might be nice to have this as a starting point DLTcollab/sse2neon#6
Reference: https://software.intel.com/sites/landingpage/IntrinsicsGuide/#othertechs=AES
The text was updated successfully, but these errors were encountered: