proper chip and lines simulation to integrate on CI/CD #24
Labels
documentation
Improvements or additions to documentation
enhancement
New feature or request
tests
some kind of test (unit, functional, real hardware) is needed
gather here any info related to the simulator.
for the two major versions if possible.
The text was updated successfully, but these errors were encountered: