We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
[quote author=SukkoPera date=1439591480 link=action=profile;u=127693] Hey,
I think I've found a bug in the X61 core:
[code]#define digitalPinHasPWM(p) ((p) == 1 || (p) == 3 || (p) == 5)[/code]
Shouldn't that be:
[code]#define digitalPinHasPWM(p) ((p) == 4 || (p) == 6 || (p) == 8)[/code]
According to the chip summary?
[code]// +-/-+ // (D 9) PB0 1| |20 PA0 (D 0) // *(D 8) PB1 2| |19 PA1 (D 1) // (D 7) PB2 3| |18 PA2 (D 2) INT1 // *(D 6) PB3 4| |17 PA3 (D 14) // VCC 5| |16 AGND // GND 6| |15 AVCC // (D 5) PB4 7| |14 PA4 (D 10) // *(D 4) PB5 8| |13 PA5 (D 11) // INT0 (D 3) PB6 9| |12 PA6 (D 12) // (D 15) PB7 10| |11 PA7 (D 13) // +----+[/code] [/quote]
The text was updated successfully, but these errors were encountered:
dd7e8a6
No branches or pull requests
[quote author=SukkoPera date=1439591480 link=action=profile;u=127693]
Hey,
I think I've found a bug in the X61 core:
[code]#define digitalPinHasPWM(p) ((p) == 1 || (p) == 3 || (p) == 5)[/code]
Shouldn't that be:
[code]#define digitalPinHasPWM(p) ((p) == 4 || (p) == 6 || (p) == 8)[/code]
According to the chip summary?
[code]// +-/-+
// (D 9) PB0 1| |20 PA0 (D 0)
// *(D 8) PB1 2| |19 PA1 (D 1)
// (D 7) PB2 3| |18 PA2 (D 2) INT1
// *(D 6) PB3 4| |17 PA3 (D 14)
// VCC 5| |16 AGND
// GND 6| |15 AVCC
// (D 5) PB4 7| |14 PA4 (D 10)
// *(D 4) PB5 8| |13 PA5 (D 11)
// INT0 (D 3) PB6 9| |12 PA6 (D 12)
// (D 15) PB7 10| |11 PA7 (D 13)
// +----+[/code]
[/quote]
The text was updated successfully, but these errors were encountered: