-
Notifications
You must be signed in to change notification settings - Fork 103
/
rcc.rs
968 lines (837 loc) · 25.9 KB
/
rcc.rs
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
//! Reset and Clock Control
use crate::stm32::{rcc, RCC};
use cast::u32;
use crate::flash::ACR;
use crate::pwr::Pwr;
use crate::time::Hertz;
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum MsiFreq {
#[doc = "range 0 around 100 kHz"]
RANGE100K = 0,
#[doc = "range 1 around 200 kHz"]
RANGE200K = 1,
#[doc = "range 2 around 400 kHz"]
RANGE400K = 2,
#[doc = "range 3 around 800 kHz"]
RANGE800K = 3,
#[doc = "range 4 around 1 MHz"]
RANGE1M = 4,
#[doc = "range 5 around 2 MHz"]
RANGE2M = 5,
#[doc = "range 6 around 4 MHz"]
RANGE4M = 6,
#[doc = "range 7 around 8 MHz"]
RANGE8M = 7,
#[doc = "range 8 around 16 MHz"]
RANGE16M = 8,
#[doc = "range 9 around 24 MHz"]
RANGE24M = 9,
#[doc = "range 10 around 32 MHz"]
RANGE32M = 10,
#[doc = "range 11 around 48 MHz"]
RANGE48M = 11,
}
impl MsiFreq {
fn to_hertz(self) -> Hertz {
Hertz(match self {
Self::RANGE100K => 100_000,
Self::RANGE200K => 200_000,
Self::RANGE400K => 400_000,
Self::RANGE800K => 800_000,
Self::RANGE1M => 1_000_000,
Self::RANGE2M => 2_000_000,
Self::RANGE4M => 4_000_000,
Self::RANGE8M => 8_000_000,
Self::RANGE16M => 16_000_000,
Self::RANGE24M => 24_000_000,
Self::RANGE32M => 32_000_000,
Self::RANGE48M => 48_000_000,
})
}
}
/// Extension trait that constrains the `RCC` peripheral
pub trait RccExt {
/// Constrains the `RCC` peripheral so it plays nicely with the other abstractions
fn constrain(self) -> Rcc;
}
impl RccExt for RCC {
fn constrain(self) -> Rcc {
Rcc {
ahb1: AHB1 { _0: () },
ahb2: AHB2 { _0: () },
ahb3: AHB3 { _0: () },
apb1r1: APB1R1 { _0: () },
apb1r2: APB1R2 { _0: () },
apb2: APB2 { _0: () },
bdcr: BDCR { _0: () },
csr: CSR { _0: () },
crrcr: CRRCR { _0: () },
ccipr: CCIPR { _0: () },
cfgr: CFGR {
hse: None,
lse: None,
msi: None,
hsi48: false,
lsi: false,
hclk: None,
pclk1: None,
pclk2: None,
sysclk: None,
pll_source: None,
pll_config: None,
},
}
}
}
/// Constrained RCC peripheral
pub struct Rcc {
/// AMBA High-performance Bus (AHB1) registers
pub ahb1: AHB1,
/// AMBA High-performance Bus (AHB2) registers
pub ahb2: AHB2,
/// AMBA High-performance Bus (AHB3) registers
pub ahb3: AHB3,
/// Advanced Peripheral Bus 1 (APB1) registers
pub apb1r1: APB1R1,
/// Advanced Peripheral Bus 1 (APB2) registers
pub apb1r2: APB1R2,
/// Advanced Peripheral Bus 2 (APB2) registers
pub apb2: APB2,
/// Clock configuration register
pub cfgr: CFGR,
/// Backup domain control register
pub bdcr: BDCR,
/// Control/Status Register
pub csr: CSR,
/// Clock recovery RC register
pub crrcr: CRRCR,
/// Peripherals independent clock configuration register
pub ccipr: CCIPR,
}
/// CSR Control/Status Register
pub struct CSR {
_0: (),
}
impl CSR {
// TODO remove `allow`
#[allow(dead_code)]
pub(crate) fn csr(&mut self) -> &rcc::CSR {
// NOTE(unsafe) this proxy grants exclusive access to this register
unsafe { &(*RCC::ptr()).csr }
}
}
/// Clock recovery RC register
pub struct CRRCR {
_0: (),
}
impl CRRCR {
// TODO remove `allow`
#[allow(dead_code)]
pub(crate) fn crrcr(&mut self) -> &rcc::CRRCR {
// NOTE(unsafe) this proxy grants exclusive access to this register
unsafe { &(*RCC::ptr()).crrcr }
}
/// Checks if the 48 MHz HSI is enabled
pub fn is_hsi48_on(&mut self) -> bool {
self.crrcr().read().hsi48on().bit()
}
/// Checks if the 48 MHz HSI is ready
pub fn is_hsi48_ready(&mut self) -> bool {
self.crrcr().read().hsi48rdy().bit()
}
}
/// Peripherals independent clock configuration register
pub struct CCIPR {
_0: (),
}
impl CCIPR {
#[allow(dead_code)]
pub(crate) fn ccipr(&mut self) -> &rcc::CCIPR {
// NOTE(unsafe) this proxy grants exclusive access to this register
unsafe { &(*RCC::ptr()).ccipr }
}
}
/// BDCR Backup domain control register registers
pub struct BDCR {
_0: (),
}
impl BDCR {
// TODO remove `allow`
#[allow(dead_code)]
pub(crate) fn enr(&mut self) -> &rcc::BDCR {
// NOTE(unsafe) this proxy grants exclusive access to this register
unsafe { &(*RCC::ptr()).bdcr }
}
}
/// AMBA High-performance Bus 1 (AHB1) registers
pub struct AHB1 {
_0: (),
}
impl AHB1 {
// TODO remove `allow`
#[allow(dead_code)]
pub(crate) fn enr(&mut self) -> &rcc::AHB1ENR {
// NOTE(unsafe) this proxy grants exclusive access to this register
unsafe { &(*RCC::ptr()).ahb1enr }
}
// TODO remove `allow`
#[allow(dead_code)]
pub(crate) fn rstr(&mut self) -> &rcc::AHB1RSTR {
// NOTE(unsafe) this proxy grants exclusive access to this register
unsafe { &(*RCC::ptr()).ahb1rstr }
}
}
/// AMBA High-performance Bus 2 (AHB2) registers
pub struct AHB2 {
_0: (),
}
impl AHB2 {
pub(crate) fn enr(&mut self) -> &rcc::AHB2ENR {
// NOTE(unsafe) this proxy grants exclusive access to this register
unsafe { &(*RCC::ptr()).ahb2enr }
}
pub(crate) fn rstr(&mut self) -> &rcc::AHB2RSTR {
// NOTE(unsafe) this proxy grants exclusive access to this register
unsafe { &(*RCC::ptr()).ahb2rstr }
}
}
/// AMBA High-performance Bus (AHB3) registers
pub struct AHB3 {
_0: (),
}
impl AHB3 {
// TODO remove `allow`
#[allow(dead_code)]
pub(crate) fn enr(&mut self) -> &rcc::AHB3ENR {
// NOTE(unsafe) this proxy grants exclusive access to this register
unsafe { &(*RCC::ptr()).ahb3enr }
}
// TODO remove `allow`
#[allow(dead_code)]
pub(crate) fn rstr(&mut self) -> &rcc::AHB3RSTR {
// NOTE(unsafe) this proxy grants exclusive access to this register
unsafe { &(*RCC::ptr()).ahb3rstr }
}
}
/// Advanced Peripheral Bus 1 (APB1) register 1 registers
pub struct APB1R1 {
_0: (),
}
impl APB1R1 {
pub(crate) fn enr(&mut self) -> &rcc::APB1ENR1 {
// NOTE(unsafe) this proxy grants exclusive access to this register
unsafe { &(*RCC::ptr()).apb1enr1 }
}
pub(crate) fn rstr(&mut self) -> &rcc::APB1RSTR1 {
// NOTE(unsafe) this proxy grants exclusive access to this register
unsafe { &(*RCC::ptr()).apb1rstr1 }
}
#[cfg(not(any(feature = "stm32l4x3", feature = "stm32l4x5")))]
pub(crate) fn enr2(&mut self) -> &rcc::APB1ENR2 {
// NOTE(unsafe) this proxy grants exclusive access to this register
unsafe { &(*RCC::ptr()).apb1enr2 }
}
#[cfg(not(any(feature = "stm32l4x3", feature = "stm32l4x5")))]
pub(crate) fn rstr2(&mut self) -> &rcc::APB1RSTR2 {
// NOTE(unsafe) this proxy grants exclusive access to this register
unsafe { &(*RCC::ptr()).apb1rstr2 }
}
}
/// Advanced Peripheral Bus 1 (APB1) register 2 registers
pub struct APB1R2 {
_0: (),
}
impl APB1R2 {
// TODO remove `allow`
#[allow(dead_code)]
pub(crate) fn enr(&mut self) -> &rcc::APB1ENR2 {
// NOTE(unsafe) this proxy grants exclusive access to this register
unsafe { &(*RCC::ptr()).apb1enr2 }
}
// TODO remove `allow`
#[allow(dead_code)]
pub(crate) fn rstr(&mut self) -> &rcc::APB1RSTR2 {
// NOTE(unsafe) this proxy grants exclusive access to this register
unsafe { &(*RCC::ptr()).apb1rstr2 }
}
}
/// Advanced Peripheral Bus 2 (APB2) registers
pub struct APB2 {
_0: (),
}
impl APB2 {
pub(crate) fn enr(&mut self) -> &rcc::APB2ENR {
// NOTE(unsafe) this proxy grants exclusive access to this register
unsafe { &(*RCC::ptr()).apb2enr }
}
pub(crate) fn rstr(&mut self) -> &rcc::APB2RSTR {
// NOTE(unsafe) this proxy grants exclusive access to this register
unsafe { &(*RCC::ptr()).apb2rstr }
}
}
#[derive(Debug, PartialEq)]
/// HSE Configuration
struct HseConfig {
/// Clock speed of HSE
speed: u32,
/// If the clock driving circuitry is bypassed i.e. using an oscillator, not a crystal or
/// resonator
bypass: CrystalBypass,
/// Clock Security System enable/disable
css: ClockSecuritySystem,
}
#[derive(Debug, PartialEq)]
/// LSE Configuration
struct LseConfig {
/// If the clock driving circuitry is bypassed i.e. using an oscillator, not a crystal or
/// resonator
bypass: CrystalBypass,
/// Clock Security System enable/disable
css: ClockSecuritySystem,
}
/// Crystal bypass selector
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum CrystalBypass {
/// If the clock driving circuitry is bypassed i.e. using an oscillator
Enable,
/// If the clock driving circuitry is not bypassed i.e. using a crystal or resonator
Disable,
}
/// Clock Security System (CSS) selector
///
/// When this is enabled on HSE it will fire of the NMI interrupt on failure and for the LSE the
/// MCU will be woken if in Standby and then the LSECSS interrupt will fire. See datasheet on how
/// to recover for CSS failures.
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum ClockSecuritySystem {
/// Enable the clock security system to detect clock failures
Enable,
/// Leave the clock security system disabled
Disable,
}
const HSI: u32 = 16_000_000; // Hz
/// Clock configuration
pub struct CFGR {
hse: Option<HseConfig>,
lse: Option<LseConfig>,
msi: Option<MsiFreq>,
hsi48: bool,
lsi: bool,
hclk: Option<u32>,
pclk1: Option<u32>,
pclk2: Option<u32>,
sysclk: Option<u32>,
pll_source: Option<PllSource>,
pll_config: Option<PllConfig>,
}
impl CFGR {
/// Add an HSE to the system
pub fn hse<F>(mut self, freq: F, bypass: CrystalBypass, css: ClockSecuritySystem) -> Self
where
F: Into<Hertz>,
{
self.hse = Some(HseConfig {
speed: freq.into().0,
bypass,
css,
});
self
}
/// Add an 32.768 kHz LSE to the system
pub fn lse(mut self, bypass: CrystalBypass, css: ClockSecuritySystem) -> Self {
self.lse = Some(LseConfig { bypass, css });
self
}
/// Sets a frequency for the AHB bus
pub fn hclk<F>(mut self, freq: F) -> Self
where
F: Into<Hertz>,
{
self.hclk = Some(freq.into().0);
self
}
/// Enable the 48 MHz USB, RNG, SDMMC HSI clock source. Not available on all stm32l4x6 series
pub fn hsi48(mut self, on: bool) -> Self {
self.hsi48 = on;
self
}
/// Enables the MSI with the specified speed
pub fn msi(mut self, range: MsiFreq) -> Self {
self.msi = Some(range);
self
}
/// Sets LSI clock on (the default) or off
pub fn lsi(mut self, on: bool) -> Self {
self.lsi = on;
self
}
/// Sets a frequency for the APB1 bus
pub fn pclk1<F>(mut self, freq: F) -> Self
where
F: Into<Hertz>,
{
self.pclk1 = Some(freq.into().0);
self
}
/// Sets a frequency for the APB2 bus
pub fn pclk2<F>(mut self, freq: F) -> Self
where
F: Into<Hertz>,
{
self.pclk2 = Some(freq.into().0);
self
}
/// Sets the system (core) frequency
pub fn sysclk<F>(mut self, freq: F) -> Self
where
F: Into<Hertz>,
{
self.sysclk = Some(freq.into().0);
self
}
/// Sets the system (core) frequency with some pll configuration
pub fn sysclk_with_pll<F>(mut self, freq: F, cfg: PllConfig) -> Self
where
F: Into<Hertz>,
{
self.pll_config = Some(cfg);
self.sysclk = Some(freq.into().0);
self
}
/// Sets the PLL source
pub fn pll_source(mut self, source: PllSource) -> Self {
self.pll_source = Some(source);
self
}
/// Freezes the clock configuration, making it effective
pub fn freeze(&self, acr: &mut ACR, pwr: &mut Pwr) -> Clocks {
let rcc = unsafe { &*RCC::ptr() };
//
// 1. Setup clocks
//
// Turn on the internal 32 kHz LSI oscillator
let lsi_used = match (self.lsi, &self.lse) {
(true, _)
| (
_,
&Some(LseConfig {
bypass: _,
css: ClockSecuritySystem::Enable,
}),
) => {
rcc.csr.modify(|_, w| w.lsion().set_bit());
// Wait until LSI is running
while rcc.csr.read().lsirdy().bit_is_clear() {}
true
}
_ => false,
};
if let Some(lse_cfg) = &self.lse {
// 1. Unlock the backup domain
pwr.cr1.reg().modify(|_, w| w.dbp().set_bit());
// 2. Setup the LSE
rcc.bdcr.modify(|_, w| {
w.lseon().set_bit(); // Enable LSE
if lse_cfg.bypass == CrystalBypass::Enable {
w.lsebyp().set_bit();
} else {
unsafe {
w.lsedrv().bits(0b11);
} // Max drive strength, TODO: should probably be settable
}
w
});
// Wait until LSE is running
while rcc.bdcr.read().lserdy().bit_is_clear() {}
// Setup CSS
if lse_cfg.css == ClockSecuritySystem::Enable {
// Enable CSS and interrupt
rcc.bdcr.modify(|_, w| w.lsecsson().set_bit());
rcc.cier.modify(|_, w| w.lsecssie().set_bit());
}
}
// If HSE is available, set it up
if let Some(hse_cfg) = &self.hse {
rcc.cr.write(|w| {
w.hseon().set_bit();
if hse_cfg.bypass == CrystalBypass::Enable {
w.hsebyp().set_bit();
}
w
});
while rcc.cr.read().hserdy().bit_is_clear() {}
// Setup CSS
if hse_cfg.css == ClockSecuritySystem::Enable {
// Enable CSS
rcc.cr.modify(|_, w| w.csson().set_bit());
}
}
if let Some(msi) = self.msi {
unsafe {
rcc.cr.modify(|_, w| {
w.msirange()
.bits(msi as u8)
.msirgsel()
.set_bit()
.msion()
.set_bit();
// If LSE is enabled, enable calibration of MSI
if self.lse.is_some() {
w.msipllen().set_bit();
}
w
})
};
// Wait until MSI is running
while rcc.cr.read().msirdy().bit_is_clear() {}
}
// Turn on USB, RNG Clock using the HSI48 CLK source
if self.hsi48 {
// p. 180 in ref-manual
rcc.crrcr.modify(|_, w| w.hsi48on().set_bit());
// Wait until HSI48 is running
while rcc.crrcr.read().hsi48rdy().bit_is_clear() {}
}
// Select MSI as clock source for usb48, rng ...
if let Some(MsiFreq::RANGE48M) = self.msi {
unsafe { rcc.ccipr.modify(|_, w| w.clk48sel().bits(0b11)) };
}
//
// 2. Setup PLL
//
// Select PLL source
let (clock_speed, pll_source) = if let Some(source) = self.pll_source {
match source {
PllSource::HSE => {
if let Some(hse) = &self.hse {
(hse.speed, source)
} else {
panic!("HSE selected as PLL source, but not enabled");
}
}
PllSource::HSI16 => (HSI, source),
PllSource::MSI => {
if let Some(msi) = self.msi {
(msi.to_hertz().0, source)
} else {
panic!("MSI selected as PLL source, but not enabled");
}
}
}
} else {
// No specific PLL source selected, do educated guess
// 1. HSE
if let Some(hse) = &self.hse {
(hse.speed, PllSource::HSE)
}
// 2. MSI
else if let Some(msi) = self.msi {
(msi.to_hertz().0, PllSource::MSI)
}
// 3. HSI as fallback
else {
(HSI, PllSource::HSI16)
}
};
// Check if HSI should be started
if pll_source == PllSource::HSI16 || (self.msi.is_none() && self.hse.is_none()) {
rcc.cr.write(|w| w.hsion().set_bit());
while rcc.cr.read().hsirdy().bit_is_clear() {}
}
let pllconf = if self.pll_config.is_none() {
if let Some(sysclk) = self.sysclk {
// Calculate PLL multiplier and create a best effort pll config, just multiply n
let plln = (2 * sysclk) / clock_speed;
Some(PllConfig::new(1, plln as u8, PllDivider::Div2))
} else {
None
}
} else {
self.pll_config
};
let sysclk = self.sysclk.unwrap_or(HSI);
assert!(sysclk <= 80_000_000);
let (hpre_bits, hpre_div) = self
.hclk
.map(|hclk| match sysclk / hclk {
// From p 194 in RM0394
0 => unreachable!(),
1 => (0b0000, 1),
2 => (0b1000, 2),
3..=5 => (0b1001, 4),
6..=11 => (0b1010, 8),
12..=39 => (0b1011, 16),
40..=95 => (0b1100, 64),
96..=191 => (0b1101, 128),
192..=383 => (0b1110, 256),
_ => (0b1111, 512),
})
.unwrap_or((0b0000, 1));
let hclk = sysclk / hpre_div;
assert!(hclk <= sysclk);
let (ppre1_bits, ppre1) = self
.pclk1
.map(|pclk1| match hclk / pclk1 {
// From p 194 in RM0394
0 => unreachable!(),
1 => (0b000, 1),
2 => (0b100, 2),
3..=5 => (0b101, 4),
6..=11 => (0b110, 8),
_ => (0b111, 16),
})
.unwrap_or((0b000, 1));
let pclk1 = hclk / u32(ppre1);
assert!(pclk1 <= sysclk);
let (ppre2_bits, ppre2) = self
.pclk2
.map(|pclk2| match hclk / pclk2 {
// From p 194 in RM0394
0 => unreachable!(),
1 => (0b000, 1),
2 => (0b100, 2),
3..=5 => (0b101, 4),
6..=11 => (0b110, 8),
_ => (0b111, 16),
})
.unwrap_or((0b000, 1));
let pclk2 = hclk / u32(ppre2);
assert!(pclk2 <= sysclk);
// adjust flash wait states
unsafe {
acr.acr().write(|w| {
w.latency().bits(if hclk <= 16_000_000 {
0b000
} else if hclk <= 32_000_000 {
0b001
} else if hclk <= 48_000_000 {
0b010
} else if hclk <= 64_000_000 {
0b011
} else {
0b100
})
})
}
let sysclk_src_bits;
if let Some(pllconf) = pllconf {
// Sanity-checks per RM0394, 6.4.4 PLL configuration register (RCC_PLLCFGR)
let r = pllconf.r.to_division_factor();
let clock_speed = clock_speed / (pllconf.m as u32 + 1);
let vco = clock_speed * pllconf.n as u32;
let output_clock = vco / r;
assert!(r <= 8); // Allowed max output divider
assert!(pllconf.n >= 8); // Allowed min multiplier
assert!(pllconf.n <= 86); // Allowed max multiplier
assert!(clock_speed >= 4_000_000); // VCO input clock min
assert!(clock_speed <= 16_000_000); // VCO input clock max
assert!(vco >= 64_000_000); // VCO output min
assert!(vco <= 334_000_000); // VCO output max
assert!(output_clock <= 80_000_000); // Max output clock
// use PLL as source
sysclk_src_bits = 0b11;
rcc.cr.modify(|_, w| w.pllon().clear_bit());
while rcc.cr.read().pllrdy().bit_is_set() {}
let pllsrc_bits = pll_source.to_pllsrc();
rcc.pllcfgr.modify(|_, w| unsafe {
w.pllsrc()
.bits(pllsrc_bits)
.pllm()
.bits(pllconf.m)
.pllr()
.bits(pllconf.r.to_bits())
.plln()
.bits(pllconf.n)
});
rcc.cr.modify(|_, w| w.pllon().set_bit());
while rcc.cr.read().pllrdy().bit_is_clear() {}
rcc.pllcfgr.modify(|_, w| w.pllren().set_bit());
// SW: PLL selected as system clock
rcc.cfgr.modify(|_, w| unsafe {
w.ppre2()
.bits(ppre2_bits)
.ppre1()
.bits(ppre1_bits)
.hpre()
.bits(hpre_bits)
.sw()
.bits(sysclk_src_bits)
});
} else {
// use HSI as source
sysclk_src_bits = 0b01;
rcc.cr.write(|w| w.hsion().set_bit());
while rcc.cr.read().hsirdy().bit_is_clear() {}
// SW: HSI selected as system clock
rcc.cfgr.write(|w| unsafe {
w.ppre2()
.bits(ppre2_bits)
.ppre1()
.bits(ppre1_bits)
.hpre()
.bits(hpre_bits)
.sw()
.bits(sysclk_src_bits)
});
}
while rcc.cfgr.read().sws().bits() != sysclk_src_bits {}
//
// 3. Shutdown unused clocks that have auto-started
//
// MSI always starts on reset
if self.msi.is_none() {
rcc.cr
.modify(|_, w| w.msion().clear_bit().msipllen().clear_bit())
}
//
// 4. Clock setup done!
//
Clocks {
hclk: Hertz(hclk),
lsi: lsi_used,
lse: self.lse.is_some(),
msi: self.msi,
hsi48: self.hsi48,
pclk1: Hertz(pclk1),
pclk2: Hertz(pclk2),
ppre1,
ppre2,
sysclk: Hertz(sysclk),
pll_source: pllconf.map(|_| pll_source),
}
}
}
#[derive(Clone, Copy, Debug)]
/// PLL output divider options
pub enum PllDivider {
/// Divider PLL output by 2
Div2 = 0b00,
/// Divider PLL output by 4
Div4 = 0b01,
/// Divider PLL output by 6
Div6 = 0b10,
/// Divider PLL output by 8
Div8 = 0b11,
}
impl PllDivider {
#[inline(always)]
fn to_bits(self) -> u8 {
self as u8
}
#[inline(always)]
fn to_division_factor(self) -> u32 {
match self {
Self::Div2 => 2,
Self::Div4 => 4,
Self::Div6 => 6,
Self::Div8 => 8,
}
}
}
#[derive(Clone, Copy, Debug)]
/// PLL Configuration
pub struct PllConfig {
// Main PLL division factor
m: u8,
// Main PLL multiplication factor
n: u8,
// Main PLL division factor for PLLCLK (system clock)
r: PllDivider,
}
impl PllConfig {
/// Create a new PLL config from manual settings
///
/// PLL output = ((SourceClk / input_divider) * multiplier) / output_divider
pub fn new(input_divider: u8, multiplier: u8, output_divider: PllDivider) -> Self {
assert!(input_divider > 0);
PllConfig {
m: input_divider - 1,
n: multiplier,
r: output_divider,
}
}
}
#[derive(Clone, Copy, Debug, PartialEq)]
/// PLL Source
pub enum PllSource {
/// Multi-speed internal clock
MSI,
/// High-speed internal clock
HSI16,
/// High-speed external clock
HSE,
}
impl PllSource {
fn to_pllsrc(self) -> u8 {
match self {
Self::MSI => 0b01,
Self::HSI16 => 0b10,
Self::HSE => 0b11,
}
}
}
/// Frozen clock frequencies
///
/// The existence of this value indicates that the clock configuration can no longer be changed
#[derive(Clone, Copy, Debug)]
pub struct Clocks {
hclk: Hertz,
hsi48: bool,
msi: Option<MsiFreq>,
lsi: bool,
lse: bool,
pclk1: Hertz,
pclk2: Hertz,
ppre1: u8,
ppre2: u8,
sysclk: Hertz,
pll_source: Option<PllSource>,
}
impl Clocks {
/// Returns the frequency of the AHB
pub fn hclk(&self) -> Hertz {
self.hclk
}
/// Returns status of HSI48
pub fn hsi48(&self) -> bool {
self.hsi48
}
// Returns the status of the MSI
pub fn msi(&self) -> Option<MsiFreq> {
self.msi
}
/// Returns status of the LSI
pub fn lsi(&self) -> bool {
self.lsi
}
// Return the status of the LSE
pub fn lse(&self) -> bool {
self.lse
}
/// Returns the frequency of the APB1
pub fn pclk1(&self) -> Hertz {
self.pclk1
}
/// Returns the frequency of the APB2
pub fn pclk2(&self) -> Hertz {
self.pclk2
}
/// Get which source is being used for PLL
pub fn pll_source(&self) -> Option<PllSource> {
self.pll_source
}
// TODO remove `allow`
#[allow(dead_code)]
pub(crate) fn ppre1(&self) -> u8 {
self.ppre1
}
// TODO remove `allow`
#[allow(dead_code)]
pub(crate) fn ppre2(&self) -> u8 {
self.ppre2
}
/// Returns the system (core) frequency
pub fn sysclk(&self) -> Hertz {
self.sysclk
}
}