/
cdns-mhdp-core.c
2240 lines (1792 loc) · 56.4 KB
/
cdns-mhdp-core.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
// SPDX-License-Identifier: GPL-2.0
/*
* Cadence MHDP DP bridge driver.
*
* Copyright: 2019 Cadence Design Systems, Inc.
*
* Author: Quentin Schulz <quentin.schulz@free-electrons.com>
*/
#include <linux/clk.h>
#include <linux/delay.h>
#include <linux/err.h>
#include <linux/firmware.h>
#include <linux/io.h>
#include <linux/iopoll.h>
#include <linux/irq.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/of_device.h>
#include <linux/phy/phy.h>
#include <linux/phy/phy-dp.h>
#include <linux/platform_device.h>
#include <linux/slab.h>
#include <linux/wait.h>
#include <drm/drm_atomic.h>
#include <drm/drm_atomic_helper.h>
#include <drm/drm_atomic_state_helper.h>
#include <drm/drm_bridge.h>
#include <drm/drm_connector.h>
#include <drm/drm_crtc_helper.h>
#include <drm/drm_dp_helper.h>
#include <drm/drm_modeset_helper_vtables.h>
#include <drm/drm_print.h>
#include <drm/drm_probe_helper.h>
#include <asm/unaligned.h>
#include "cdns-mhdp-core.h"
#include "cdns-mhdp-j721e.h"
DECLARE_WAIT_QUEUE_HEAD(wait_queue_fw_state);
static int cdns_mhdp_mailbox_read(struct cdns_mhdp_device *mhdp)
{
int ret, empty;
WARN_ON(!mutex_is_locked(&mhdp->mbox_mutex));
ret = readx_poll_timeout(readl, mhdp->regs + CDNS_MAILBOX_EMPTY,
empty, !empty, MAILBOX_RETRY_US,
MAILBOX_TIMEOUT_US);
if (ret < 0)
return ret;
return readl(mhdp->regs + CDNS_MAILBOX_RX_DATA) & 0xff;
}
static int cdns_mhdp_mailbox_write(struct cdns_mhdp_device *mhdp, u8 val)
{
int ret, full;
WARN_ON(!mutex_is_locked(&mhdp->mbox_mutex));
ret = readx_poll_timeout(readl, mhdp->regs + CDNS_MAILBOX_FULL,
full, !full, MAILBOX_RETRY_US,
MAILBOX_TIMEOUT_US);
if (ret < 0)
return ret;
writel(val, mhdp->regs + CDNS_MAILBOX_TX_DATA);
return 0;
}
static int cdns_mhdp_mailbox_validate_receive(struct cdns_mhdp_device *mhdp,
u8 module_id, u8 opcode,
u16 req_size)
{
u32 mbox_size, i;
u8 header[4];
int ret;
/* read the header of the message */
for (i = 0; i < 4; i++) {
ret = cdns_mhdp_mailbox_read(mhdp);
if (ret < 0)
return ret;
header[i] = ret;
}
mbox_size = get_unaligned_be16(header + 2);
if (opcode != header[0] || module_id != header[1] ||
req_size != mbox_size) {
/*
* If the message in mailbox is not what we want, we need to
* clear the mailbox by reading its contents.
*/
for (i = 0; i < mbox_size; i++)
if (cdns_mhdp_mailbox_read(mhdp) < 0)
break;
return -EINVAL;
}
return 0;
}
static int cdns_mhdp_mailbox_read_receive(struct cdns_mhdp_device *mhdp,
u8 *buff, u16 buff_size)
{
u32 i;
int ret;
for (i = 0; i < buff_size; i++) {
ret = cdns_mhdp_mailbox_read(mhdp);
if (ret < 0)
return ret;
buff[i] = ret;
}
return 0;
}
static int cdns_mhdp_mailbox_send(struct cdns_mhdp_device *mhdp, u8 module_id,
u8 opcode, u16 size, u8 *message)
{
u8 header[4];
int ret, i;
header[0] = opcode;
header[1] = module_id;
put_unaligned_be16(size, header + 2);
for (i = 0; i < 4; i++) {
ret = cdns_mhdp_mailbox_write(mhdp, header[i]);
if (ret)
return ret;
}
for (i = 0; i < size; i++) {
ret = cdns_mhdp_mailbox_write(mhdp, message[i]);
if (ret)
return ret;
}
return 0;
}
static
int cdns_mhdp_reg_read(struct cdns_mhdp_device *mhdp, u32 addr, u32 *value)
{
u8 msg[4], resp[8];
int ret;
put_unaligned_be32(addr, msg);
mutex_lock(&mhdp->mbox_mutex);
ret = cdns_mhdp_mailbox_send(mhdp, MB_MODULE_ID_GENERAL,
GENERAL_REGISTER_READ,
sizeof(msg), msg);
if (ret)
goto err_reg_read;
ret = cdns_mhdp_mailbox_validate_receive(mhdp, MB_MODULE_ID_GENERAL,
GENERAL_REGISTER_READ,
sizeof(resp));
if (ret)
goto err_reg_read;
ret = cdns_mhdp_mailbox_read_receive(mhdp, resp, sizeof(resp));
if (ret)
goto err_reg_read;
/* Returned address value should be the same as requested */
if (memcmp(msg, resp, sizeof(msg))) {
ret = -EINVAL;
goto err_reg_read;
}
*value = get_unaligned_be32(resp + 4);
err_reg_read:
mutex_unlock(&mhdp->mbox_mutex);
if (ret) {
DRM_DEV_ERROR(mhdp->dev, "Failed to read register.\n");
*value = 0;
}
return ret;
}
static
int cdns_mhdp_reg_write(struct cdns_mhdp_device *mhdp, u16 addr, u32 val)
{
u8 msg[6];
int ret;
put_unaligned_be16(addr, msg);
put_unaligned_be32(val, msg + 2);
mutex_lock(&mhdp->mbox_mutex);
ret = cdns_mhdp_mailbox_send(mhdp, MB_MODULE_ID_DP_TX,
DPTX_WRITE_REGISTER, sizeof(msg), msg);
mutex_unlock(&mhdp->mbox_mutex);
return ret;
}
static
int cdns_mhdp_reg_write_bit(struct cdns_mhdp_device *mhdp, u16 addr,
u8 start_bit, u8 bits_no, u32 val)
{
u8 field[8];
int ret;
put_unaligned_be16(addr, field);
field[2] = start_bit;
field[3] = bits_no;
put_unaligned_be32(val, field + 4);
mutex_lock(&mhdp->mbox_mutex);
ret = cdns_mhdp_mailbox_send(mhdp, MB_MODULE_ID_DP_TX,
DPTX_WRITE_FIELD, sizeof(field), field);
mutex_unlock(&mhdp->mbox_mutex);
return ret;
}
static
int cdns_mhdp_dpcd_read(struct cdns_mhdp_device *mhdp,
u32 addr, u8 *data, u16 len)
{
u8 msg[5], reg[5];
int ret;
put_unaligned_be16(len, msg);
put_unaligned_be24(addr, msg + 2);
mutex_lock(&mhdp->mbox_mutex);
ret = cdns_mhdp_mailbox_send(mhdp, MB_MODULE_ID_DP_TX,
DPTX_READ_DPCD, sizeof(msg), msg);
if (ret)
goto err_dpcd_read;
ret = cdns_mhdp_mailbox_validate_receive(mhdp, MB_MODULE_ID_DP_TX,
DPTX_READ_DPCD,
sizeof(reg) + len);
if (ret)
goto err_dpcd_read;
ret = cdns_mhdp_mailbox_read_receive(mhdp, reg, sizeof(reg));
if (ret)
goto err_dpcd_read;
ret = cdns_mhdp_mailbox_read_receive(mhdp, data, len);
err_dpcd_read:
mutex_unlock(&mhdp->mbox_mutex);
return ret;
}
static
int cdns_mhdp_dpcd_write(struct cdns_mhdp_device *mhdp, u32 addr, u8 value)
{
u8 msg[6], reg[5];
int ret;
put_unaligned_be16(1, msg);
put_unaligned_be24(addr, msg + 2);
msg[5] = value;
mutex_lock(&mhdp->mbox_mutex);
ret = cdns_mhdp_mailbox_send(mhdp, MB_MODULE_ID_DP_TX,
DPTX_WRITE_DPCD, sizeof(msg), msg);
if (ret)
goto err_dpcd_write;
ret = cdns_mhdp_mailbox_validate_receive(mhdp, MB_MODULE_ID_DP_TX,
DPTX_WRITE_DPCD, sizeof(reg));
if (ret)
goto err_dpcd_write;
ret = cdns_mhdp_mailbox_read_receive(mhdp, reg, sizeof(reg));
if (ret)
goto err_dpcd_write;
if (addr != get_unaligned_be24(reg + 2))
ret = -EINVAL;
err_dpcd_write:
mutex_unlock(&mhdp->mbox_mutex);
if (ret)
DRM_DEV_ERROR(mhdp->dev, "dpcd write failed: %d\n", ret);
return ret;
}
static
int cdns_mhdp_set_firmware_active(struct cdns_mhdp_device *mhdp, bool enable)
{
u8 msg[5];
int ret, i;
msg[0] = GENERAL_MAIN_CONTROL;
msg[1] = MB_MODULE_ID_GENERAL;
msg[2] = 0;
msg[3] = 1;
msg[4] = enable ? FW_ACTIVE : FW_STANDBY;
mutex_lock(&mhdp->mbox_mutex);
for (i = 0; i < sizeof(msg); i++) {
ret = cdns_mhdp_mailbox_write(mhdp, msg[i]);
if (ret)
goto err_set_firmware_active;
}
/* read the firmware state */
for (i = 0; i < sizeof(msg); i++) {
ret = cdns_mhdp_mailbox_read(mhdp);
if (ret < 0)
goto err_set_firmware_active;
msg[i] = ret;
}
ret = 0;
err_set_firmware_active:
mutex_unlock(&mhdp->mbox_mutex);
if (ret < 0)
DRM_DEV_ERROR(mhdp->dev, "set firmware active failed\n");
return ret;
}
static
int cdns_mhdp_get_hpd_status(struct cdns_mhdp_device *mhdp)
{
u8 status;
int ret;
mutex_lock(&mhdp->mbox_mutex);
ret = cdns_mhdp_mailbox_send(mhdp, MB_MODULE_ID_DP_TX,
DPTX_HPD_STATE, 0, NULL);
if (ret)
goto err_get_hpd;
ret = cdns_mhdp_mailbox_validate_receive(mhdp, MB_MODULE_ID_DP_TX,
DPTX_HPD_STATE,
sizeof(status));
if (ret)
goto err_get_hpd;
ret = cdns_mhdp_mailbox_read_receive(mhdp, &status, sizeof(status));
if (ret)
goto err_get_hpd;
mutex_unlock(&mhdp->mbox_mutex);
return status;
err_get_hpd:
mutex_unlock(&mhdp->mbox_mutex);
DRM_DEV_ERROR(mhdp->dev, "get hpd status failed: %d\n", ret);
return ret;
}
static
int cdns_mhdp_get_edid_block(void *data, u8 *edid,
unsigned int block, size_t length)
{
struct cdns_mhdp_device *mhdp = data;
u8 msg[2], reg[2], i;
int ret;
mutex_lock(&mhdp->mbox_mutex);
for (i = 0; i < 4; i++) {
msg[0] = block / 2;
msg[1] = block % 2;
ret = cdns_mhdp_mailbox_send(mhdp, MB_MODULE_ID_DP_TX,
DPTX_GET_EDID, sizeof(msg), msg);
if (ret)
continue;
ret = cdns_mhdp_mailbox_validate_receive(mhdp,
MB_MODULE_ID_DP_TX,
DPTX_GET_EDID,
sizeof(reg) + length);
if (ret)
continue;
ret = cdns_mhdp_mailbox_read_receive(mhdp, reg, sizeof(reg));
if (ret)
continue;
ret = cdns_mhdp_mailbox_read_receive(mhdp, edid, length);
if (ret)
continue;
if (reg[0] == length && reg[1] == block / 2)
break;
}
mutex_unlock(&mhdp->mbox_mutex);
if (ret)
DRM_DEV_ERROR(mhdp->dev, "get block[%d] edid failed: %d\n",
block, ret);
return ret;
}
static
int cdns_mhdp_read_event(struct cdns_mhdp_device *mhdp)
{
u8 event = 0;
int ret;
mutex_lock(&mhdp->mbox_mutex);
ret = cdns_mhdp_mailbox_send(mhdp, MB_MODULE_ID_DP_TX,
DPTX_READ_EVENT, 0, NULL);
if (ret)
goto out;
ret = cdns_mhdp_mailbox_validate_receive(mhdp,
MB_MODULE_ID_DP_TX,
DPTX_READ_EVENT,
sizeof(event));
if (ret < 0)
goto out;
ret = cdns_mhdp_mailbox_read_receive(mhdp, &event,
sizeof(event));
out:
mutex_unlock(&mhdp->mbox_mutex);
if (ret < 0)
return ret;
return event;
}
static
int cdns_mhdp_adjust_lt(struct cdns_mhdp_device *mhdp,
u8 nlanes, u16 udelay, u8 *lanes_data, u8 *link_status)
{
u8 payload[7];
u8 hdr[5]; /* For DPCD read response header */
u32 addr;
u8 const nregs = 6; /* Registers 0x202-0x207 */
int ret;
if (nlanes != 4 && nlanes != 2 && nlanes != 1) {
DRM_DEV_ERROR(mhdp->dev, "invalid number of lanes: %d\n",
nlanes);
ret = -EINVAL;
goto err_adjust_lt;
}
payload[0] = nlanes;
put_unaligned_be16(udelay, payload + 1);
memcpy(payload + 3, lanes_data, nlanes);
mutex_lock(&mhdp->mbox_mutex);
ret = cdns_mhdp_mailbox_send(mhdp, MB_MODULE_ID_DP_TX,
DPTX_ADJUST_LT,
sizeof(payload), payload);
if (ret)
goto err_adjust_lt;
/* Yes, read the DPCD read command response */
ret = cdns_mhdp_mailbox_validate_receive(mhdp, MB_MODULE_ID_DP_TX,
DPTX_READ_DPCD,
sizeof(hdr) + nregs);
if (ret)
goto err_adjust_lt;
ret = cdns_mhdp_mailbox_read_receive(mhdp, hdr, sizeof(hdr));
if (ret)
goto err_adjust_lt;
addr = get_unaligned_be24(hdr + 2);
if (addr != DP_LANE0_1_STATUS)
goto err_adjust_lt;
ret = cdns_mhdp_mailbox_read_receive(mhdp, link_status, nregs);
err_adjust_lt:
mutex_unlock(&mhdp->mbox_mutex);
if (ret)
DRM_DEV_ERROR(mhdp->dev, "Failed to adjust Link Training.\n");
return ret;
}
/**
* cdns_mhdp_link_power_up() - power up a DisplayPort link
* @aux: DisplayPort AUX channel
* @link: pointer to a structure containing the link configuration
*
* Returns 0 on success or a negative error code on failure.
*/
static
int cdns_mhdp_link_power_up(struct drm_dp_aux *aux, struct cdns_mhdp_link *link)
{
u8 value;
int err;
/* DP_SET_POWER register is only available on DPCD v1.1 and later */
if (link->revision < 0x11)
return 0;
err = drm_dp_dpcd_readb(aux, DP_SET_POWER, &value);
if (err < 0)
return err;
value &= ~DP_SET_POWER_MASK;
value |= DP_SET_POWER_D0;
err = drm_dp_dpcd_writeb(aux, DP_SET_POWER, value);
if (err < 0)
return err;
/*
* According to the DP 1.1 specification, a "Sink Device must exit the
* power saving state within 1 ms" (Section 2.5.3.1, Table 5-52, "Sink
* Control Field" (register 0x600).
*/
usleep_range(1000, 2000);
return 0;
}
/**
* cdns_mhdp_link_power_down() - power down a DisplayPort link
* @aux: DisplayPort AUX channel
* @link: pointer to a structure containing the link configuration
*
* Returns 0 on success or a negative error code on failure.
*/
static
int cdns_mhdp_link_power_down(struct drm_dp_aux *aux,
struct cdns_mhdp_link *link)
{
u8 value;
int err;
/* DP_SET_POWER register is only available on DPCD v1.1 and later */
if (link->revision < 0x11)
return 0;
err = drm_dp_dpcd_readb(aux, DP_SET_POWER, &value);
if (err < 0)
return err;
value &= ~DP_SET_POWER_MASK;
value |= DP_SET_POWER_D3;
err = drm_dp_dpcd_writeb(aux, DP_SET_POWER, value);
if (err < 0)
return err;
return 0;
}
/**
* cdns_mhdp_link_configure() - configure a DisplayPort link
* @aux: DisplayPort AUX channel
* @link: pointer to a structure containing the link configuration
*
* Returns 0 on success or a negative error code on failure.
*/
static
int cdns_mhdp_link_configure(struct drm_dp_aux *aux,
struct cdns_mhdp_link *link)
{
u8 values[2];
int err;
values[0] = drm_dp_link_rate_to_bw_code(link->rate);
values[1] = link->num_lanes;
if (link->capabilities & DP_LINK_CAP_ENHANCED_FRAMING)
values[1] |= DP_LANE_COUNT_ENHANCED_FRAME_EN;
err = drm_dp_dpcd_write(aux, DP_LINK_BW_SET, values, sizeof(values));
if (err < 0)
return err;
return 0;
}
static unsigned int mhdp_max_link_rate(struct cdns_mhdp_device *mhdp)
{
return min(mhdp->host.link_rate, mhdp->sink.link_rate);
}
static u8 mhdp_max_num_lanes(struct cdns_mhdp_device *mhdp)
{
return min(mhdp->sink.lanes_cnt, mhdp->host.lanes_cnt);
}
static u8 mhdp_eq_training_pattern_supported(struct cdns_mhdp_device *mhdp)
{
return fls(mhdp->host.pattern_supp & mhdp->sink.pattern_supp);
}
static bool mhdp_get_ssc_supported(struct cdns_mhdp_device *mhdp)
{
/* Check if SSC is supported by both sides */
return (mhdp->host.ssc) && (mhdp->sink.ssc);
}
static int mhdp_fw_activate(const struct firmware *fw,
struct cdns_mhdp_device *mhdp)
{
unsigned int reg;
int ret = 0;
dev_dbg(mhdp->dev, "%s\n", __func__);
if (!fw || !fw->data) {
dev_err(mhdp->dev, "%s: No firmware.\n", __func__);
return -EINVAL;
}
spin_lock(&mhdp->start_lock);
if (mhdp->hw_state != MHDP_HW_INACTIVE) {
spin_unlock(&mhdp->start_lock);
if (mhdp->hw_state != MHDP_HW_STOPPED)
dev_err(mhdp->dev, "%s: Bad HW state: %d\n",
__func__, mhdp->hw_state);
return -EBUSY;
}
mhdp->hw_state = MHDP_HW_LOADING;
spin_unlock(&mhdp->start_lock);
/* Release uCPU reset and stall it. */
writel(CDNS_CPU_STALL, mhdp->regs + CDNS_APB_CTRL);
memcpy_toio(mhdp->regs + CDNS_MHDP_IMEM, fw->data, fw->size);
/* Leave debug mode, release stall */
writel(0, mhdp->regs + CDNS_APB_CTRL);
/*
* Wait for the KEEP_ALIVE "message" on the first 8 bits.
* Updated each sched "tick" (~2ms)
*/
ret = readl_poll_timeout(mhdp->regs + CDNS_KEEP_ALIVE, reg,
reg & CDNS_KEEP_ALIVE_MASK, 500,
CDNS_KEEP_ALIVE_TIMEOUT);
if (ret) {
dev_err(mhdp->dev,
"device didn't give any life sign: reg %d\n", reg);
goto error;
}
/* Init events to 0 as it's not cleared by FW at boot but on read */
readl(mhdp->regs + CDNS_SW_EVENT0);
readl(mhdp->regs + CDNS_SW_EVENT1);
readl(mhdp->regs + CDNS_SW_EVENT2);
readl(mhdp->regs + CDNS_SW_EVENT3);
/* Activate uCPU */
ret = cdns_mhdp_set_firmware_active(mhdp, true);
if (ret) {
dev_err(mhdp->dev, "%s: Failed to activate FW: %d\n",
__func__, ret);
goto error;
}
spin_lock(&mhdp->start_lock);
mhdp->hw_state = MHDP_HW_READY;
wake_up(&wait_queue_fw_state);
/*
* Here we must keep the lock while enabling the interrupts
* since it would otherwise be possible that interrupt enable
* code is executed after the bridge is detached. The similar
* situation is not possible in attach()/detach() callbacks
* since the hw_state changes from MHDP_HW_READY to
* MHDP_HW_STOPPED happens only due to driver removal when
* bridge should already be detached.
*/
if (mhdp->bridge_attached) {
/* enable interrupts */
writel(0, mhdp->regs + CDNS_APB_INT_MASK);
writel(0, mhdp->regs + CDNS_MB_INT_MASK);
}
spin_unlock(&mhdp->start_lock);
dev_dbg(mhdp->dev, "DP FW activated\n");
return 0;
error:
spin_lock(&mhdp->start_lock);
mhdp->hw_state = MHDP_HW_INACTIVE;
spin_unlock(&mhdp->start_lock);
return ret;
}
static void mhdp_fw_cb(const struct firmware *fw, void *context)
{
struct cdns_mhdp_device *mhdp = context;
bool bridge_attached;
int ret;
dev_dbg(mhdp->dev, "firmware callback\n");
ret = mhdp_fw_activate(fw, mhdp);
release_firmware(fw);
if (ret)
return;
/*
* XXX how to make sure the bridge is still attached when
* calling drm_kms_helper_hotplug_event() after releasing
* the lock? We should not hold the spin lock when
* calling drm_kms_helper_hotplug_event() since it may
* cause a dead lock. FB-dev console calls detect from the
* same thread just down the call stack started here.
*/
spin_lock(&mhdp->start_lock);
bridge_attached = mhdp->bridge_attached;
spin_unlock(&mhdp->start_lock);
if (bridge_attached)
drm_kms_helper_hotplug_event(mhdp->bridge.dev);
}
static int mhdp_load_firmware(struct cdns_mhdp_device *mhdp)
{
int ret;
ret = request_firmware_nowait(THIS_MODULE, true, FW_NAME, mhdp->dev,
GFP_KERNEL, mhdp, mhdp_fw_cb);
if (ret) {
dev_err(mhdp->dev, "failed to load firmware (%s), ret: %d\n",
FW_NAME, ret);
return ret;
}
return 0;
}
static void mhdp_check_link(struct cdns_mhdp_device *mhdp)
{
struct drm_connector *conn = &mhdp->connector;
u8 status[DP_LINK_STATUS_SIZE];
bool hpd_state;
int hpd_event;
int ret;
/* Nothing to check if there is no link */
if (!mhdp->link_up)
return;
hpd_event = cdns_mhdp_read_event(mhdp);
/* Geting event bits failed, bail out */
if (hpd_event < 0) {
dev_warn(mhdp->dev, "%s: read event failed: %d\n",
__func__, hpd_event);
return;
}
hpd_state = !!(hpd_event & DPTX_READ_EVENT_HPD_STATE);
/* No point the check the link if HPD is down (cable is unplugged) */
if (!hpd_state)
return;
/*
* Prevent display reconfiguration between link check and link
* status property setting. We must use the legacy giant-lock
* since drm_connector_set_link_status_property()'s fine
* grained DRM locking implementation is broken.
*/
mutex_lock(&conn->dev->mode_config.mutex);
/* Check if the link is still up */
ret = drm_dp_dpcd_read_link_status(&mhdp->aux, status);
if (ret < 0 || /* If dpcd read fails, assume the link is down too */
!drm_dp_channel_eq_ok(status, mhdp->link.num_lanes) ||
!drm_dp_clock_recovery_ok(status, mhdp->link.num_lanes))
/* Link is broken, indicate it with the link status property */
drm_connector_set_link_status_property(conn,
DRM_MODE_LINK_STATUS_BAD);
mutex_unlock(&conn->dev->mode_config.mutex);
}
static irqreturn_t mhdp_irq_handler(int irq, void *data)
{
struct cdns_mhdp_device *mhdp = (struct cdns_mhdp_device *)data;
u32 mbox_stat, apb_stat, sw_ev0, sw_ev1, sw_ev2, sw_ev3;
bool bridge_attached;
apb_stat = readl(mhdp->regs + CDNS_APB_INT_STATUS);
mbox_stat = readl(mhdp->regs + CDNS_MB_INT_STATUS);
sw_ev0 = readl(mhdp->regs + CDNS_SW_EVENT0);
sw_ev1 = readl(mhdp->regs + CDNS_SW_EVENT1);
sw_ev2 = readl(mhdp->regs + CDNS_SW_EVENT2);
sw_ev3 = readl(mhdp->regs + CDNS_SW_EVENT3);
/*
* Calling drm_kms_helper_hotplug_event() when not attached
* to drm device causes an oops because the drm_bridge->dev
* is NULL. See mhdp_fw_cb() comments for details about the
* problems related drm_kms_helper_hotplug_event() call.
*/
spin_lock(&mhdp->start_lock);
bridge_attached = mhdp->bridge_attached;
spin_unlock(&mhdp->start_lock);
if (bridge_attached && (sw_ev0 & CDNS_DPTX_HPD)) {
mhdp_check_link(mhdp);
drm_kms_helper_hotplug_event(mhdp->bridge.dev);
}
return IRQ_HANDLED;
}
static ssize_t mhdp_transfer(struct drm_dp_aux *aux,
struct drm_dp_aux_msg *msg)
{
struct cdns_mhdp_device *mhdp = dev_get_drvdata(aux->dev);
int ret;
if (msg->request != DP_AUX_NATIVE_WRITE &&
msg->request != DP_AUX_NATIVE_READ)
return -ENOTSUPP;
if (msg->request == DP_AUX_NATIVE_WRITE) {
const u8 *buf = msg->buffer;
int i;
for (i = 0; i < msg->size; ++i) {
ret = cdns_mhdp_dpcd_write(mhdp,
msg->address + i, buf[i]);
if (!ret)
continue;
DRM_DEV_ERROR(mhdp->dev, "Failed to write DPCD\n");
return ret;
}
} else {
ret = cdns_mhdp_dpcd_read(mhdp, msg->address,
msg->buffer, msg->size);
if (ret) {
DRM_DEV_ERROR(mhdp->dev, "Failed to read DPCD\n");
return ret;
}
}
return msg->size;
}
static int cdns_mhdp_get_modes(struct drm_connector *connector)
{
struct cdns_mhdp_device *mhdp = connector_to_mhdp(connector);
struct edid *edid;
int num_modes;
edid = drm_do_get_edid(connector, cdns_mhdp_get_edid_block, mhdp);
if (!edid) {
DRM_DEV_ERROR(mhdp->dev, "Failed to read EDID\n");
return 0;
}
drm_connector_update_edid_property(connector, edid);
num_modes = drm_add_edid_modes(connector, edid);
kfree(edid);
/*
* HACK: Warn about unsupported display formats until we deal
* with them correctly.
*/
if (connector->display_info.color_formats &&
!(connector->display_info.color_formats &
mhdp->display_fmt.color_format))
dev_warn(mhdp->dev,
"%s: No supported color_format found (0x%08x)\n",
__func__, connector->display_info.color_formats);
if (connector->display_info.bpc &&
connector->display_info.bpc < mhdp->display_fmt.bpc)
dev_warn(mhdp->dev, "%s: Display bpc only %d < %d\n",
__func__, connector->display_info.bpc,
mhdp->display_fmt.bpc);
return num_modes;
}
static int cdns_mhdp_detect(struct drm_connector *conn,
struct drm_modeset_acquire_ctx *ctx,
bool force)
{
struct cdns_mhdp_device *mhdp = connector_to_mhdp(conn);
bool hw_ready;
int ret;
dev_dbg(mhdp->dev, "%s\n", __func__);
spin_lock(&mhdp->start_lock);
hw_ready = mhdp->hw_state == MHDP_HW_READY;
spin_unlock(&mhdp->start_lock);
if (!hw_ready || WARN_ON(!mhdp->bridge_attached))
return connector_status_disconnected;
ret = cdns_mhdp_get_hpd_status(mhdp);
if (ret > 0) {
mhdp->plugged = true;
return connector_status_connected;
}
if (ret < 0)
dev_err(mhdp->dev, "Failed to obtain HPD state\n");
mhdp->plugged = false;
return connector_status_disconnected;
}
static u32 cdns_mhdp_get_bpp(struct cdns_mhdp_display_fmt *fmt)
{
u32 bpp;
if (fmt->y_only)
return fmt->bpc;
switch (fmt->color_format) {
case DRM_COLOR_FORMAT_RGB444:
case DRM_COLOR_FORMAT_YCRCB444:
bpp = fmt->bpc * 3;
break;
case DRM_COLOR_FORMAT_YCRCB422:
bpp = fmt->bpc * 2;
break;
case DRM_COLOR_FORMAT_YCRCB420:
bpp = fmt->bpc * 3 / 2;
break;
default:
bpp = fmt->bpc * 3;
WARN_ON(1);
}
return bpp;
}
static
bool cdns_mhdp_bandwidth_ok(struct cdns_mhdp_device *mhdp,
const struct drm_display_mode *mode,
int lanes, int rate)
{
u32 max_bw, req_bw, bpp;
bpp = cdns_mhdp_get_bpp(&mhdp->display_fmt);
req_bw = mode->clock * bpp / 8;
max_bw = lanes * rate;
if (req_bw > max_bw) {
dev_dbg(mhdp->dev, "%s: %s (%u * %u/8 =) %u > %u (= %u * %u)\n",
__func__, mode->name, mode->clock, bpp, req_bw,
max_bw, lanes, rate);
return false;
}