This repository has been archived by the owner on Nov 14, 2019. It is now read-only.
-
Notifications
You must be signed in to change notification settings - Fork 3
/
rggen.gemspec
48 lines (43 loc) · 1.66 KB
/
rggen.gemspec
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
# coding: utf-8
lib = File.expand_path('../lib', __FILE__)
$LOAD_PATH.unshift(lib) unless $LOAD_PATH.include?(lib)
require 'rggen/version'
Gem::Specification.new do |spec|
spec.name = 'rggen'
spec.version = RgGen::VERSION
spec.required_ruby_version = '>= 2.3'
spec.authors = ['Taichi Ishitani']
spec.email = ['taichi730@gmail.com']
spec.homepage = 'https://github.com/taichi-ishitani/rggen'
spec.license = 'MIT'
spec.summary = 'Code generation tool for control registers in a SoC design.'
spec.description = <<-EOS
RgGen is a code generator tool for SoC/IP/FPGA/RTL engineers.
It will automatically generate source code for control/status registers, e.g. RTL, UVM RAL model, C header file, from its register map document.
Also RgGen is customizable so you can build your specific generate tool.
EOS
spec.files = `git ls-files -z`.split("\x0").reject { |f|
f =~ %r{^(?:
bin/setup
|spec/.*
|Gemfile
|Rakefile
|rggen.gemspec
|.rspec
|.rubocop_todo.yml
|.rubocop.yml
|.travis.yml
|(?:.+/)*.gitignore
)$}x
}
spec.bindir = 'bin'
spec.executables = ['rggen']
spec.require_paths = ['lib']
spec.add_runtime_dependency 'erubi' , '>= 1.7'
spec.add_runtime_dependency 'facets' , '>= 3.0'
spec.add_runtime_dependency 'roo' , '>= 2.1.1'
spec.add_runtime_dependency 'spreadsheet', '>= 1.0.3'
spec.add_development_dependency 'rake' , '>= 10.0'
spec.add_development_dependency 'rspec' , '>= 3.3'
spec.add_development_dependency 'rubocop', '>= 0.35'
end