Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Expand support for VHDL #27

Open
tdene opened this issue Mar 2, 2022 · 0 comments
Open

Expand support for VHDL #27

tdene opened this issue Mar 2, 2022 · 0 comments
Labels
enhancement New feature or request high priority High priority issue

Comments

@tdene
Copy link
Owner

tdene commented Mar 2, 2022

Adds onto #18 and #23

Is related to, and possibly a subset, of #28

Need to:

  • Check syntactic validity of generated VHDL code with GHDL
  • Lint generated VHDL (with this package?)
  • Simulate generated VHDL code with GHDL
  • Support technology-specific mapping in VHDL
  • Support module blocks in VHDL
@tdene tdene added enhancement New feature or request high priority High priority issue labels Mar 2, 2022
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
enhancement New feature or request high priority High priority issue
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@tdene