-
Notifications
You must be signed in to change notification settings - Fork 0
/
CacheBank.h
39 lines (35 loc) · 986 Bytes
/
CacheBank.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
#pragma once
#include"Module.h"
#include"Tech.h"
#include"Skill.h"
#include<vector>
#include<queue>
#include<cmath>
#include<memory>
namespace Design
{
// cache bank stores cached data
// input: memory request
// output: data
class CacheBank :public Module
{
public:
CacheBank(int frequency, int lithography, int capacity, int evictionPolicy /* 0=direct, 1=associative LRU */, int parallelism) :
Module(parallelism, parallelism, lithography,/*numTransistors*/ 1, ModuleType::CACHE_BANK,
/* thermalDissipationPower */ 1, frequency, /* failProbability*/ 0.0f)
{
_capacity = capacity;
_evictionPolicy = evictionPolicy;
}
static std::shared_ptr<Module> Create(int frequency, int lithography, int parallelism, int capacity, int evictionPolicy)
{
return std::make_shared<CacheBank>(frequency, lithography, capacity, evictionPolicy, parallelism);
}
void Compute(int clockCycleId) override
{
}
private:
int _capacity;
int _evictionPolicy;
};
}