/
device_fpga.c
3658 lines (3525 loc) · 155 KB
/
device_fpga.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
// device_fpga.c : implementation related to the:
// - Xilinx SP605 dev board flashed with PCILeech bitstream and FTDI UMFT601X-B addon-board.
// - Xilinx AC701 dev board flashed with PCILeech bitstream and FTDI UMFT601X-B addon-board.
// - PCIeScreamer board flashed with PCILeech bitstream.
// - ScreamerM2 board flashed with PCILeech bitstream.
// - RawUDP protocol - access FPGA over raw UDP packet stream (NeTV2 ETH)
// - FT2232H/FT245 protocol - access FPGA via FT2232H USB2 instead of FT601 USB3.
//
// (c) Ulf Frisk, 2017-2024
// Author: Ulf Frisk, pcileech@frizk.net
//
#include "leechcore.h"
#include "leechcore_device.h"
#include "leechcore_internal.h"
#include "oscompatibility.h"
#include "util.h"
#include "ob/ob.h"
//-------------------------------------------------------------------------------
// FPGA defines below.
//-------------------------------------------------------------------------------
#define FPGA_CMD_VERSION_MAJOR 0x01
#define FPGA_CMD_DEVICE_ID 0x03
#define FPGA_CMD_VERSION_MINOR 0x05
#define FPGA_REG_CORE 0x0003
#define FPGA_REG_PCIE 0x0001
#define FPGA_REG_READONLY 0x0000
#define FPGA_REG_READWRITE 0x8000
#define FPGA_REG_SHADOWCFGSPACE 0xC000
#ifdef _WIN32
#define DEVICE_FPGA_FT601_LIBRARY "FTD3XX.dll"
#define DEVICE_FPGA_DRIVER_LIBRARY "leechcore_driver.dll"
#else
#define DEVICE_FPGA_FT601_LIBRARY "leechcore_ft601_driver_linux.so"
#define DEVICE_FPGA_DRIVER_LIBRARY "leechcore_driver.so"
#endif /* _WIN32 */
#define ENDIAN_SWAP_DWORD(x) (x = (x << 24) | ((x >> 8) & 0xff00) | ((x << 8) & 0xff0000) | (x >> 24))
typedef struct tdDEV_CFG_PHY {
BYTE magic;
BYTE tp_cfg : 4;
BYTE tp : 4;
struct {
BYTE pl_directed_link_auton : 1;
BYTE pl_directed_link_change : 2;
BYTE pl_directed_link_speed : 1;
BYTE pl_directed_link_width : 2;
BYTE pl_upstream_prefer_deemph : 1;
BYTE pl_transmit_hot_rst : 1;
BYTE pl_downstream_deemph_source : 1;
BYTE _filler : 7;
} wr;
struct {
BYTE pl_ltssm_state : 6;
BYTE pl_rx_pm_state : 2;
BYTE pl_tx_pm_state : 3;
BYTE pl_initial_link_width : 3;
BYTE pl_lane_reversal_mode : 2;
BYTE pl_sel_lnk_width : 2;
BYTE pl_phy_lnk_up : 1;
BYTE pl_link_gen2_cap : 1;
BYTE pl_link_partner_gen2_supported : 1;
BYTE pl_link_upcfg_cap : 1;
BYTE pl_sel_lnk_rate : 1;
BYTE pl_directed_change_done : 1;
BYTE pl_received_hot_rst : 1;
BYTE _filler : 7;
} rd;
} DEV_CFG_PHY, *PDEV_CFG_PHY;
#define DEVICE_PERFORMANCE_VERSION 1
typedef struct tdDEVICE_PERFORMANCE {
DWORD VERSION;
LPSTR SZ_DEVICE_NAME;
DWORD PROBE_MAXPAGES; // 0x400
DWORD RX_FLUSH_LIMIT;
DWORD MAX_SIZE_RX; // in data bytes (excl. overhead/TLP headers)
DWORD MAX_SIZE_TX; // in total data (incl. overhead/TLP headers)
DWORD DELAY_PROBE_READ;
DWORD DELAY_PROBE_WRITE;
DWORD DELAY_WRITE;
DWORD DELAY_READ;
DWORD RETRY_ON_ERROR;
DWORD F_TINY;
DWORD ASYNC_MAX_READSIZE;
DWORD ASYNC_DELAY_1;
DWORD ASYNC_DELAY_2;
} DEVICE_PERFORMANCE, *PDEVICE_PERFORMANCE;
typedef union tdFPGA_HANDLESOCKET {
HANDLE h;
SOCKET Socket;
} FPGA_HANDLESOCKET;
#define DEVICE_ID_SP605_FT601 0x00
#define DEVICE_ID_PCIESCREAMER 0x01
#define DEVICE_ID_AC701_FT601 0x02
#define DEVICE_ID_PCIESCREAMER_R2 0x03
#define DEVICE_ID_PCIESCREAMER_M2 0x04
#define DEVICE_ID_NETV2_UDP 0x05
#define DEVICE_ID_UNSUPPORTED1 0x06
#define DEVICE_ID_UNSUPPORTED2 0x07
#define DEVICE_ID_FT2232H 0x08
#define DEVICE_ID_ENIGMA_X1 0x09
#define DEVICE_ID_ENIGMA_X2 0x0A
#define DEVICE_ID_PCIESCREAMER_M2_X4 0x0B
#define DEVICE_ID_PCIESQUIRREL 0x0C
#define DEVICE_ID_DEVICE13N 0x0D
#define DEVICE_ID_DEVICE14T 0x0E
#define DEVICE_ID_DEVICE15N 0x0F
#define DEVICE_ID_DEVICE16T 0x10
#define DEVICE_ID_DRIVER_SUPPLIED_0 0x11
#define DEVICE_ID_DRIVER_SUPPLIED_1 0x12
#define DEVICE_ID_DRIVER_SUPPLIED_2 0x13
#define DEVICE_ID_DRIVER_SUPPLIED_3 0x14
#define DEVICE_ID_DRIVER_SUPPLIED_4 0x15
#define DEVICE_ID_DRIVER_SUPPLIED_5 0x16
#define DEVICE_ID_DRIVER_SUPPLIED_6 0x17
#define DEVICE_ID_DRIVER_SUPPLIED_7 0x18
#define DEVICE_ID_MAX 0x18
const DEVICE_PERFORMANCE PERFORMANCE_PROFILES[DEVICE_ID_MAX + 1] = {
{ .VERSION = DEVICE_PERFORMANCE_VERSION, .SZ_DEVICE_NAME = "SP605 / FT601", .PROBE_MAXPAGES = 0x400, .RX_FLUSH_LIMIT = 0x8000, .MAX_SIZE_RX = 0x1f000, .MAX_SIZE_TX = 0x2000, .DELAY_PROBE_READ = 500, .DELAY_PROBE_WRITE = 0, .DELAY_WRITE = 175, .DELAY_READ = 400, .RETRY_ON_ERROR = 0, .F_TINY = 0, .ASYNC_MAX_READSIZE = 0x10000, .ASYNC_DELAY_1 = 5, .ASYNC_DELAY_2 = 5 },
// The PCIeScreamer R1 have a problem with the PCIe link stability which results on lost or delayed TLPS - workarounds are in place to retry after a delay.
{ .VERSION = DEVICE_PERFORMANCE_VERSION, .SZ_DEVICE_NAME = "PCIeScreamer R1", .PROBE_MAXPAGES = 0x400, .RX_FLUSH_LIMIT = 0, .MAX_SIZE_RX = 0x1c000, .MAX_SIZE_TX = 0x3f0, .DELAY_PROBE_READ = 1000, .DELAY_PROBE_WRITE = 150, .DELAY_WRITE = 0, .DELAY_READ = 500, .RETRY_ON_ERROR = 1, .F_TINY = 0, .ASYNC_MAX_READSIZE = 0x10000, .ASYNC_DELAY_1 = 5, .ASYNC_DELAY_2 = 5 },
{ .VERSION = DEVICE_PERFORMANCE_VERSION, .SZ_DEVICE_NAME = "AC701 / FT601", .PROBE_MAXPAGES = 0x400, .RX_FLUSH_LIMIT = 0, .MAX_SIZE_RX = 0x1c000, .MAX_SIZE_TX = 0x3f0, .DELAY_PROBE_READ = 500, .DELAY_PROBE_WRITE = 0, .DELAY_WRITE = 0, .DELAY_READ = 300, .RETRY_ON_ERROR = 1, .F_TINY = 0, .ASYNC_MAX_READSIZE = 0x10000, .ASYNC_DELAY_1 = 5, .ASYNC_DELAY_2 = 5 },
{ .VERSION = DEVICE_PERFORMANCE_VERSION, .SZ_DEVICE_NAME = "PCIeScreamer R2", .PROBE_MAXPAGES = 0x400, .RX_FLUSH_LIMIT = 0, .MAX_SIZE_RX = 0x1c000, .MAX_SIZE_TX = 0x3f0, .DELAY_PROBE_READ = 750, .DELAY_PROBE_WRITE = 150, .DELAY_WRITE = 0, .DELAY_READ = 400, .RETRY_ON_ERROR = 1, .F_TINY = 0, .ASYNC_MAX_READSIZE = 0x10000, .ASYNC_DELAY_1 = 5, .ASYNC_DELAY_2 = 5 },
{ .VERSION = DEVICE_PERFORMANCE_VERSION, .SZ_DEVICE_NAME = "ScreamerM2", .PROBE_MAXPAGES = 0x400, .RX_FLUSH_LIMIT = 0, .MAX_SIZE_RX = 0x1c000, .MAX_SIZE_TX = 0x3f0, .DELAY_PROBE_READ = 500, .DELAY_PROBE_WRITE = 150, .DELAY_WRITE = 25, .DELAY_READ = 300, .RETRY_ON_ERROR = 1, .F_TINY = 0, .ASYNC_MAX_READSIZE = 0x10000, .ASYNC_DELAY_1 = 5, .ASYNC_DELAY_2 = 5 },
{ .VERSION = DEVICE_PERFORMANCE_VERSION, .SZ_DEVICE_NAME = "NeTV2 RawUDP", .PROBE_MAXPAGES = 0x400, .RX_FLUSH_LIMIT = 0, .MAX_SIZE_RX = 0x1c000, .MAX_SIZE_TX = 0x400, .DELAY_PROBE_READ = 0, .DELAY_PROBE_WRITE = 0, .DELAY_WRITE = 0, .DELAY_READ = 0, .RETRY_ON_ERROR = 0, .F_TINY = 0, .ASYNC_MAX_READSIZE = 0x10000, .ASYNC_DELAY_1 = 5, .ASYNC_DELAY_2 = 5 },
{ .VERSION = DEVICE_PERFORMANCE_VERSION, .SZ_DEVICE_NAME = "Unsupported", .PROBE_MAXPAGES = 0x400, .RX_FLUSH_LIMIT = 0, .MAX_SIZE_RX = 0x14000, .MAX_SIZE_TX = 0x3f0, .DELAY_PROBE_READ = 500, .DELAY_PROBE_WRITE = 150, .DELAY_WRITE = 35, .DELAY_READ = 350, .RETRY_ON_ERROR = 1, .F_TINY = 0, .ASYNC_MAX_READSIZE = 0x10000, .ASYNC_DELAY_1 = 5, .ASYNC_DELAY_2 = 5 },
{ .VERSION = DEVICE_PERFORMANCE_VERSION, .SZ_DEVICE_NAME = "Unsupported", .PROBE_MAXPAGES = 0x400, .RX_FLUSH_LIMIT = 0, .MAX_SIZE_RX = 0x14000, .MAX_SIZE_TX = 0x3f0, .DELAY_PROBE_READ = 500, .DELAY_PROBE_WRITE = 150, .DELAY_WRITE = 35, .DELAY_READ = 350, .RETRY_ON_ERROR = 1, .F_TINY = 0, .ASYNC_MAX_READSIZE = 0x10000, .ASYNC_DELAY_1 = 5, .ASYNC_DELAY_2 = 5 },
{ .VERSION = DEVICE_PERFORMANCE_VERSION, .SZ_DEVICE_NAME = "FT2232H #1", .PROBE_MAXPAGES = 0x400, .RX_FLUSH_LIMIT = 0, .MAX_SIZE_RX = 0x30000, .MAX_SIZE_TX = 0x8000, .DELAY_PROBE_READ = 1000, .DELAY_PROBE_WRITE = 150, .DELAY_WRITE = 0, .DELAY_READ = 0, .RETRY_ON_ERROR = 1, .F_TINY = 0, .ASYNC_MAX_READSIZE = 0x10000, .ASYNC_DELAY_1 = 5, .ASYNC_DELAY_2 = 5 },
{ .VERSION = DEVICE_PERFORMANCE_VERSION, .SZ_DEVICE_NAME = "Enigma X1", .PROBE_MAXPAGES = 0x400, .RX_FLUSH_LIMIT = 0, .MAX_SIZE_RX = 0x3c000, .MAX_SIZE_TX = 0x13f0, .DELAY_PROBE_READ = 500, .DELAY_PROBE_WRITE = 150, .DELAY_WRITE = 10, .DELAY_READ = 250, .RETRY_ON_ERROR = 1, .F_TINY = 0, .ASYNC_MAX_READSIZE = 0x10000, .ASYNC_DELAY_1 = 5, .ASYNC_DELAY_2 = 5 },
{ .VERSION = DEVICE_PERFORMANCE_VERSION, .SZ_DEVICE_NAME = "Enigma X1 (FutureUse)", .PROBE_MAXPAGES = 0x400, .RX_FLUSH_LIMIT = 0, .MAX_SIZE_RX = 0x30000, .MAX_SIZE_TX = 0x13f0, .DELAY_PROBE_READ = 500, .DELAY_PROBE_WRITE = 150, .DELAY_WRITE = 10, .DELAY_READ = 250, .RETRY_ON_ERROR = 1, .F_TINY = 0, .ASYNC_MAX_READSIZE = 0x10000, .ASYNC_DELAY_1 = 5, .ASYNC_DELAY_2 = 5 },
{ .VERSION = DEVICE_PERFORMANCE_VERSION, .SZ_DEVICE_NAME = "ScreamerM2x4", .PROBE_MAXPAGES = 0x400, .RX_FLUSH_LIMIT = 0, .MAX_SIZE_RX = 0x14000, .MAX_SIZE_TX = 0x3f0, .DELAY_PROBE_READ = 500, .DELAY_PROBE_WRITE = 150, .DELAY_WRITE = 25, .DELAY_READ = 300, .RETRY_ON_ERROR = 1, .F_TINY = 0, .ASYNC_MAX_READSIZE = 0x10000, .ASYNC_DELAY_1 = 5, .ASYNC_DELAY_2 = 5 },
{ .VERSION = DEVICE_PERFORMANCE_VERSION, .SZ_DEVICE_NAME = "PCIeSquirrel", .PROBE_MAXPAGES = 0x400, .RX_FLUSH_LIMIT = 0, .MAX_SIZE_RX = 0x1c000, .MAX_SIZE_TX = 0x3f0, .DELAY_PROBE_READ = 500, .DELAY_PROBE_WRITE = 150, .DELAY_WRITE = 25, .DELAY_READ = 300, .RETRY_ON_ERROR = 1, .F_TINY = 0, .ASYNC_MAX_READSIZE = 0x10000, .ASYNC_DELAY_1 = 5, .ASYNC_DELAY_2 = 5 },
{ .VERSION = DEVICE_PERFORMANCE_VERSION, .SZ_DEVICE_NAME = "Device #13N", .PROBE_MAXPAGES = 0x400, .RX_FLUSH_LIMIT = 0, .MAX_SIZE_RX = 0x14000, .MAX_SIZE_TX = 0x3f0, .DELAY_PROBE_READ = 500, .DELAY_PROBE_WRITE = 150, .DELAY_WRITE = 35, .DELAY_READ = 350, .RETRY_ON_ERROR = 1, .F_TINY = 0, .ASYNC_MAX_READSIZE = 0x10000, .ASYNC_DELAY_1 = 5, .ASYNC_DELAY_2 = 5 },
{ .VERSION = DEVICE_PERFORMANCE_VERSION, .SZ_DEVICE_NAME = "Device #14T", .PROBE_MAXPAGES = 0x400, .RX_FLUSH_LIMIT = 0, .MAX_SIZE_RX = 0x14000, .MAX_SIZE_TX = 0x3f0, .DELAY_PROBE_READ = 500, .DELAY_PROBE_WRITE = 150, .DELAY_WRITE = 35, .DELAY_READ = 350, .RETRY_ON_ERROR = 1, .F_TINY = 1, .ASYNC_MAX_READSIZE = 0x10000, .ASYNC_DELAY_1 = 5, .ASYNC_DELAY_2 = 5 },
{ .VERSION = DEVICE_PERFORMANCE_VERSION, .SZ_DEVICE_NAME = "Device #15N", .PROBE_MAXPAGES = 0x400, .RX_FLUSH_LIMIT = 0, .MAX_SIZE_RX = 0x30000, .MAX_SIZE_TX = 0x13f0, .DELAY_PROBE_READ = 500, .DELAY_PROBE_WRITE = 150, .DELAY_WRITE = 15, .DELAY_READ = 300, .RETRY_ON_ERROR = 1, .F_TINY = 0, .ASYNC_MAX_READSIZE = 0x10000, .ASYNC_DELAY_1 = 5, .ASYNC_DELAY_2 = 5 },
{ .VERSION = DEVICE_PERFORMANCE_VERSION, .SZ_DEVICE_NAME = "Device #16T", .PROBE_MAXPAGES = 0x400, .RX_FLUSH_LIMIT = 0, .MAX_SIZE_RX = 0x30000, .MAX_SIZE_TX = 0x13f0, .DELAY_PROBE_READ = 500, .DELAY_PROBE_WRITE = 150, .DELAY_WRITE = 15, .DELAY_READ = 300, .RETRY_ON_ERROR = 1, .F_TINY = 1, .ASYNC_MAX_READSIZE = 0x10000, .ASYNC_DELAY_1 = 5, .ASYNC_DELAY_2 = 5 },
{ .VERSION = DEVICE_PERFORMANCE_VERSION, .SZ_DEVICE_NAME = "DRIVER_SUPPLIED", .PROBE_MAXPAGES = 0, .RX_FLUSH_LIMIT = 0, .MAX_SIZE_RX = 0, .MAX_SIZE_TX = 0, .DELAY_PROBE_READ = 0, .DELAY_PROBE_WRITE = 0, .DELAY_WRITE = 0 , .DELAY_READ = 0, .RETRY_ON_ERROR = 0, .F_TINY = 0, .ASYNC_MAX_READSIZE = 0, .ASYNC_DELAY_1 = 0, .ASYNC_DELAY_2 = 0 },
{ .VERSION = DEVICE_PERFORMANCE_VERSION, .SZ_DEVICE_NAME = "DRIVER_SUPPLIED", .PROBE_MAXPAGES = 0, .RX_FLUSH_LIMIT = 0, .MAX_SIZE_RX = 0, .MAX_SIZE_TX = 0, .DELAY_PROBE_READ = 0, .DELAY_PROBE_WRITE = 0, .DELAY_WRITE = 0 , .DELAY_READ = 0, .RETRY_ON_ERROR = 0, .F_TINY = 0, .ASYNC_MAX_READSIZE = 0, .ASYNC_DELAY_1 = 0, .ASYNC_DELAY_2 = 0 },
{ .VERSION = DEVICE_PERFORMANCE_VERSION, .SZ_DEVICE_NAME = "DRIVER_SUPPLIED", .PROBE_MAXPAGES = 0, .RX_FLUSH_LIMIT = 0, .MAX_SIZE_RX = 0, .MAX_SIZE_TX = 0, .DELAY_PROBE_READ = 0, .DELAY_PROBE_WRITE = 0, .DELAY_WRITE = 0 , .DELAY_READ = 0, .RETRY_ON_ERROR = 0, .F_TINY = 0, .ASYNC_MAX_READSIZE = 0, .ASYNC_DELAY_1 = 0, .ASYNC_DELAY_2 = 0 },
{ .VERSION = DEVICE_PERFORMANCE_VERSION, .SZ_DEVICE_NAME = "DRIVER_SUPPLIED", .PROBE_MAXPAGES = 0, .RX_FLUSH_LIMIT = 0, .MAX_SIZE_RX = 0, .MAX_SIZE_TX = 0, .DELAY_PROBE_READ = 0, .DELAY_PROBE_WRITE = 0, .DELAY_WRITE = 0 , .DELAY_READ = 0, .RETRY_ON_ERROR = 0, .F_TINY = 0, .ASYNC_MAX_READSIZE = 0, .ASYNC_DELAY_1 = 0, .ASYNC_DELAY_2 = 0 },
{ .VERSION = DEVICE_PERFORMANCE_VERSION, .SZ_DEVICE_NAME = "DRIVER_SUPPLIED", .PROBE_MAXPAGES = 0, .RX_FLUSH_LIMIT = 0, .MAX_SIZE_RX = 0, .MAX_SIZE_TX = 0, .DELAY_PROBE_READ = 0, .DELAY_PROBE_WRITE = 0, .DELAY_WRITE = 0 , .DELAY_READ = 0, .RETRY_ON_ERROR = 0, .F_TINY = 0, .ASYNC_MAX_READSIZE = 0, .ASYNC_DELAY_1 = 0, .ASYNC_DELAY_2 = 0 },
{ .VERSION = DEVICE_PERFORMANCE_VERSION, .SZ_DEVICE_NAME = "DRIVER_SUPPLIED", .PROBE_MAXPAGES = 0, .RX_FLUSH_LIMIT = 0, .MAX_SIZE_RX = 0, .MAX_SIZE_TX = 0, .DELAY_PROBE_READ = 0, .DELAY_PROBE_WRITE = 0, .DELAY_WRITE = 0 , .DELAY_READ = 0, .RETRY_ON_ERROR = 0, .F_TINY = 0, .ASYNC_MAX_READSIZE = 0, .ASYNC_DELAY_1 = 0, .ASYNC_DELAY_2 = 0 },
{ .VERSION = DEVICE_PERFORMANCE_VERSION, .SZ_DEVICE_NAME = "DRIVER_SUPPLIED", .PROBE_MAXPAGES = 0, .RX_FLUSH_LIMIT = 0, .MAX_SIZE_RX = 0, .MAX_SIZE_TX = 0, .DELAY_PROBE_READ = 0, .DELAY_PROBE_WRITE = 0, .DELAY_WRITE = 0 , .DELAY_READ = 0, .RETRY_ON_ERROR = 0, .F_TINY = 0, .ASYNC_MAX_READSIZE = 0, .ASYNC_DELAY_1 = 0, .ASYNC_DELAY_2 = 0 },
{ .VERSION = DEVICE_PERFORMANCE_VERSION, .SZ_DEVICE_NAME = "DRIVER_SUPPLIED", .PROBE_MAXPAGES = 0, .RX_FLUSH_LIMIT = 0, .MAX_SIZE_RX = 0, .MAX_SIZE_TX = 0, .DELAY_PROBE_READ = 0, .DELAY_PROBE_WRITE = 0, .DELAY_WRITE = 0 , .DELAY_READ = 0, .RETRY_ON_ERROR = 0, .F_TINY = 0, .ASYNC_MAX_READSIZE = 0, .ASYNC_DELAY_1 = 0, .ASYNC_DELAY_2 = 0 },
};
/*
* Per-thread context for FPGA_NEWASYNC2. This may be queued to be processed by other threads.
*/
typedef struct tdFPGA_NEWASYNC2_MEM_CONTEXT {
BOOL fWrite;
BOOL fQueued;
DWORD cMEM;
DWORD iMem;
DWORD cMemCpl;
PPMEM_SCATTER ppMEMs;
} FPGA_NEWASYNC2_MEM_CONTEXT, *PFPGA_NEWASYNC2_MEM_CONTEXT;
/*
* Type of tag state for FPGA_NEWASYNC2
*/
typedef enum tdFPGA_NEWASYNC2_TAG_TYPE {
FPGA_NEWASYNC2_TAG_TYPE_NONE = 0,
FPGA_NEWASYNC2_TAG_TYPE_4K = 1,
FPGA_NEWASYNC2_TAG_TYPE_TINY = 2
} FPGA_NEWASYNC2_TAG_TYPE;
/*
* Tag entry/state for FPGA_NEWASYNC2
*/
typedef struct tdFPGA_NEWASYNC2_TAG_ENTRY {
FPGA_NEWASYNC2_TAG_TYPE tp;
WORD oMEM; // TINY ONLY
union { WORD cbTag; WORD cCpl; }; // TINY ONLY
PMEM_SCATTER pMEM;
PFPGA_NEWASYNC2_MEM_CONTEXT pMemContext;
} FPGA_NEWASYNC2_TAG_ENTRY, *PFPGA_NEWASYNC2_TAG_ENTRY;
/*
* Global context for FPGA_NEWASYNC2
*/
typedef struct tdFPGA_NEWASYNC2_CONTEXT {
BOOL fEnabled;
OVERLAPPED oOverlapped;
POB_MAP pmQueue;
BYTE iTag;
DWORD cAvailTags;
DWORD cbAvailCredits;
// valid entries are 0x00-0x6f, 0x80-0xef (for backwards compatibility).
// tags 0x70-7f, 0xf0-ff are reserved as write tags.
FPGA_NEWASYNC2_TAG_ENTRY Tags[0x100];
} FPGA_NEWASYNC2_CONTEXT, *PFPGA_NEWASYNC2_CONTEXT;
typedef ULONG(WINAPI *PFN_LcSetPerformanceProfile)(PDEVICE_PERFORMANCE pDP, ULONG version, ULONG dwDeviceId);
typedef ULONG(WINAPI *PFN_FT_Create)(PVOID pvArg, DWORD dwFlags, HANDLE *pftHandle);
typedef ULONG(WINAPI *PFN_FT_Close)(HANDLE ftHandle);
typedef ULONG(WINAPI *PFN_FT_WritePipe)(HANDLE ftHandle, UCHAR ucPipeID, PUCHAR pucBuffer, ULONG ulBufferLength, PULONG pulBytesTransferred, LPOVERLAPPED pOverlapped);
typedef ULONG(WINAPI *PFN_FT_ReadPipe)(HANDLE ftHandle, UCHAR ucPipeID, PUCHAR pucBuffer, ULONG ulBufferLength, PULONG pulBytesTransferred, LPOVERLAPPED pOverlapped);
typedef ULONG(WINAPI *PFN_FT_AbortPipe)(HANDLE ftHandle, UCHAR ucPipeID);
typedef ULONG(WINAPI *PFN_FT_GetOverlappedResult)(HANDLE ftHandle, LPOVERLAPPED pOverlapped, PULONG pulLengthTransferred, BOOL bWait);
typedef ULONG(WINAPI *PFN_FT_InitializeOverlapped)(HANDLE ftHandle, LPOVERLAPPED pOverlapped);
typedef ULONG(WINAPI *PFN_FT_ReleaseOverlapped)(HANDLE ftHandle, LPOVERLAPPED pOverlapped);
typedef struct tdDEVICE_CONTEXT_FPGA {
CRITICAL_SECTION Lock;
WORD wDeviceId;
WORD wFpgaVersionMajor;
WORD wFpgaVersionMinor;
WORD wFpgaID;
BOOL phySupported;
DEV_CFG_PHY phy;
DEVICE_PERFORMANCE perf;
BOOL fAlgorithmReadTiny;
BOOL fRestartDevice;
QWORD qwDeviceIndex;
struct {
PBYTE pb;
DWORD o;
DWORD cb;
DWORD cbMax;
} rxbuf;
struct {
PBYTE pb;
DWORD cb;
DWORD cbMax;
} txbuf;
struct {
HMODULE hModule;
BOOL fInitialized;
BOOL f2232h;
union {
HANDLE hFTDI;
SOCKET SocketUDP;
};
PFN_LcSetPerformanceProfile pfnLcSetPerformanceProfile;
PFN_FT_Create pfnFT_Create;
PFN_FT_Close pfnFT_Close;
PFN_FT_WritePipe pfnFT_WritePipe;
PFN_FT_ReadPipe pfnFT_ReadPipe;
PFN_FT_AbortPipe pfnFT_AbortPipe;
PFN_FT_GetOverlappedResult pfnFT_GetOverlappedResult;
PFN_FT_InitializeOverlapped pfnFT_InitializeOverlapped;
PFN_FT_ReleaseOverlapped pfnFT_ReleaseOverlapped;
} dev;
FPGA_NEWASYNC2_CONTEXT async2;
PVOID pMRdBufferX; // NULL || PTLP_CALLBACK_BUF_MRd || PTLP_CALLBACK_BUF_MRd_2
VOID(*hRxTlpCallbackFn)(_Inout_ PVOID pBufferMrd, _In_ PBYTE pb, _In_ DWORD cb);
BYTE RxEccBit;
struct {
// optional user-settable tlp read callback function:
PVOID ctxTlpUser;
PVOID ctxBarUser;
PLC_TLP_FUNCTION_CALLBACK pfnTlpCB;
PLC_BAR_FUNCTION_CALLBACK pfnBarCB;
BOOL fInfo;
BOOL fNoCpl;
BOOL fThread;
POB_BYTEQUEUE pBqTx; // TX TLP queue (leechcore -> FPGA)
POB_BYTEQUEUE pBqRx; // RX TLP queue (FPGA -> leechcore)
BOOL fBarInit;
LC_BAR Bar[6];
} tlp_callback;
BOOL fFT601;
BOOL fCustomDriver;
} DEVICE_CONTEXT_FPGA, *PDEVICE_CONTEXT_FPGA;
// STRUCT FROM FTD3XX.h
typedef struct {
USHORT VendorID;
USHORT ProductID;
UCHAR StringDescriptors[128];
UCHAR Reserved;
UCHAR PowerAttributes;
USHORT PowerConsumption;
UCHAR Reserved2;
UCHAR FIFOClock;
UCHAR FIFOMode;
UCHAR ChannelConfig;
USHORT OptionalFeatureSupport;
UCHAR BatteryChargingGPIOConfig;
UCHAR FlashEEPROMDetection;
ULONG MSIO_Control;
ULONG GPIO_Control;
} FT_60XCONFIGURATION, *PFT_60XCONFIGURATION;
//-------------------------------------------------------------------------------
// TLP defines and functionality below:
//-------------------------------------------------------------------------------
#define TLP_MRd32 0x00
#define TLP_MRd64 0x20
#define TLP_MRdLk32 0x01
#define TLP_MRdLk64 0x21
#define TLP_MWr32 0x40
#define TLP_MWr64 0x60
#define TLP_IORd 0x02
#define TLP_IOWr 0x42
#define TLP_CfgRd0 0x04
#define TLP_CfgRd1 0x05
#define TLP_CfgWr0 0x44
#define TLP_CfgWr1 0x45
#define TLP_Cpl 0x0A
#define TLP_CplD 0x4A
#define TLP_CplLk 0x0B
#define TLP_CplDLk 0x4B
typedef struct tdTLP_HDR {
WORD Length : 10;
WORD _AT : 2;
WORD _Attr : 2;
WORD _EP : 1;
WORD _TD : 1;
BYTE _R1 : 4;
BYTE _TC : 3;
BYTE _R2 : 1;
BYTE TypeFmt;
} TLP_HDR, *PTLP_HDR;
typedef struct tdTLP_HDR_MRdWr32 {
TLP_HDR h;
BYTE FirstBE : 4;
BYTE LastBE : 4;
BYTE Tag;
WORD RequesterID;
DWORD Address;
} TLP_HDR_MRdWr32, *PTLP_HDR_MRdWr32;
typedef struct tdTLP_HDR_MRdWr64 {
TLP_HDR h;
BYTE FirstBE : 4;
BYTE LastBE : 4;
BYTE Tag;
WORD RequesterID;
DWORD AddressHigh;
DWORD AddressLow;
} TLP_HDR_MRdWr64, *PTLP_HDR_MRdWr64;
typedef struct tdTLP_HDR_CplD {
TLP_HDR h;
WORD ByteCount : 12;
WORD _BCM : 1;
WORD Status : 3;
WORD CompleterID;
BYTE LowerAddress : 7;
BYTE _R1 : 1;
BYTE Tag;
WORD RequesterID;
} TLP_HDR_CplD, *PTLP_HDR_CplD;
typedef struct tdTLP_HDR_CplD_128 {
TLP_HDR h;
WORD ByteCount : 12;
WORD _BCM : 1;
WORD Status : 3;
WORD CompleterID;
BYTE LowerAddress : 7;
BYTE _R1 : 1;
BYTE Tag;
WORD RequesterID;
BYTE pb128[128];
} TLP_HDR_CplD_128, *PTLP_HDR_CplD_128;
typedef struct tdTLP_HDR_Cfg {
TLP_HDR h;
BYTE FirstBE : 4;
BYTE LastBE : 4;
BYTE Tag;
WORD RequesterID;
BYTE _R1 : 2;
BYTE RegNum : 6;
BYTE ExtRegNum : 4;
BYTE _R2 : 4;
BYTE FunctionNum : 3;
BYTE DeviceNum : 5;
BYTE BusNum;
} TLP_HDR_Cfg, *PTLP_HDR_Cfg;
typedef struct tdTLP_CALLBACK_BUF_MRd {
DWORD cbMax;
DWORD cb;
PBYTE pb;
} TLP_CALLBACK_BUF_MRd, *PTLP_CALLBACK_BUF_MRd;
typedef struct tdTLP_CALLBACK_BUF_MRd_SCATTER {
PPMEM_SCATTER pph; // pointer to pointer-table to DMA_READ_SCATTER_HEADERs.
DWORD cph; // entry count of pph array.
DWORD cbReadTotal; // total bytes read.
BOOL fTiny; // "tiny" algorithm i.e. 128 byte/read.
BYTE bEccBit; // alternating bit (Tlp.Tag[7]) for ECC.
} TLP_CALLBACK_BUF_MRd_SCATTER, *PTLP_CALLBACK_BUF_MRd_SCATTER;
/*
* Convert a TLP into human readable form.
* CALLER DECREF: *pszTlpText
* -- pbTlp = complete TLP packet (header+data)
* -- cbTlp = length in bytes of TLP packet.
* -- pszTlpText = pointer to receive function allocated TLP.
* -- pcbTlpText = pointer to receive byte length of *pszTlp incl. null terminator.
* -- return
*/
_Success_(return)
BOOL TLP_ToString(_In_ PBYTE pbTlp, _In_ DWORD cbTlp, _Out_ LPSTR *pszTlpText, _Out_opt_ PDWORD pcbTlpText)
{
DWORD i, iMax, cbHexAscii = 0, cchHdr, cbResult;
CHAR szHdr[MAX_PATH];
LPSTR szResult, tp = "";
DWORD hdrDwBuf[4];
PTLP_HDR hdr = (PTLP_HDR)hdrDwBuf;
PTLP_HDR_CplD hdrC;
PTLP_HDR_MRdWr32 hdrM32;
PTLP_HDR_MRdWr64 hdrM64;
PTLP_HDR_Cfg hdrCfg;
if((cbTlp < 12) || (cbTlp > 16 + 1024) || (cbTlp & 0x3)) { return FALSE; }
for(i = 0, iMax = min(16, cbTlp); i < iMax; i += 4) {
hdrDwBuf[i >> 2] = _byteswap_ulong(*(PDWORD)(pbTlp + i));
}
if((hdr->TypeFmt == TLP_Cpl) || (hdr->TypeFmt == TLP_CplD) || (hdr->TypeFmt == TLP_CplLk) || (hdr->TypeFmt == TLP_CplDLk)) {
if(hdr->TypeFmt == TLP_Cpl) { tp = "Cpl: "; }
if(hdr->TypeFmt == TLP_CplD) { tp = "CplD: "; }
if(hdr->TypeFmt == TLP_CplLk) { tp = "CplLk: "; }
if(hdr->TypeFmt == TLP_CplDLk) { tp = "CplDLk:"; }
hdrC = (PTLP_HDR_CplD)hdr;
cchHdr = _snprintf_s(szHdr, _countof(szHdr), _TRUNCATE,
"%s Len: %03x ReqID: %04x CplID: %04x Status: %01x BC: %03x Tag: %02x LowAddr: %02x",
tp,
hdr->Length,
hdrC->RequesterID,
hdrC->CompleterID,
hdrC->Status,
hdrC->ByteCount,
hdrC->Tag,
hdrC->LowerAddress
);
} else if((hdr->TypeFmt == TLP_MRd32) || (hdr->TypeFmt == TLP_MWr32)) {
hdrM32 = (PTLP_HDR_MRdWr32)hdr;
cchHdr = _snprintf_s(szHdr, _countof(szHdr), _TRUNCATE,
"%s Len: %03x ReqID: %04x BE_FL: %01x%01x Tag: %02x Addr: %08x",
(hdr->TypeFmt == TLP_MRd32) ? "MRd32: " : "MWr32: ",
hdr->Length,
hdrM32->RequesterID,
hdrM32->FirstBE,
hdrM32->LastBE,
hdrM32->Tag,
hdrM32->Address);
} else if((hdr->TypeFmt == TLP_MRd64) || (hdr->TypeFmt == TLP_MWr64)) {
hdrM64 = (PTLP_HDR_MRdWr64)hdr;
cchHdr = _snprintf_s(szHdr, _countof(szHdr), _TRUNCATE,
"%s Len: %03x ReqID: %04x BE_FL: %01x%01x Tag: %02x Addr: %016llx",
(hdr->TypeFmt == TLP_MRd64) ? "MRd64: " : "MWr64: ",
hdr->Length,
hdrM64->RequesterID,
hdrM64->FirstBE,
hdrM64->LastBE,
hdrM64->Tag,
((QWORD)hdrM64->AddressHigh << 32) + hdrM64->AddressLow
);
} else if((hdr->TypeFmt == TLP_IORd) || (hdr->TypeFmt == TLP_IOWr)) {
hdrM32 = (PTLP_HDR_MRdWr32)hdr; // same format for IO Rd/Wr
cchHdr = _snprintf_s(szHdr, _countof(szHdr), _TRUNCATE,
"%s Len: %03x ReqID: %04x BE_FL: %01x%01x Tag: %02x Addr: %08x",
(hdr->TypeFmt == TLP_IORd) ? "IORd: " : "IOWr: ",
hdr->Length,
hdrM32->RequesterID,
hdrM32->FirstBE,
hdrM32->LastBE,
hdrM32->Tag,
hdrM32->Address
);
} else if((hdr->TypeFmt == TLP_CfgRd0) || (hdr->TypeFmt == TLP_CfgRd1) || (hdr->TypeFmt == TLP_CfgWr0) || (hdr->TypeFmt == TLP_CfgWr1)) {
if(hdr->TypeFmt == TLP_CfgRd0) { tp = "CfgRd0:"; }
if(hdr->TypeFmt == TLP_CfgRd1) { tp = "CfgRd1:"; }
if(hdr->TypeFmt == TLP_CfgWr0) { tp = "CfgWr0:"; }
if(hdr->TypeFmt == TLP_CfgWr1) { tp = "CfgWr1:"; }
hdrCfg = (PTLP_HDR_Cfg)hdr;
cchHdr = _snprintf_s(szHdr, _countof(szHdr), _TRUNCATE,
"%s Len: %03x ReqID: %04x BE_FL: %01x%01x Tag: %02x Dev: %i:%i.%i ExtRegNum: %01x RegNum: %02x",
tp,
hdr->Length,
hdrCfg->RequesterID,
hdrCfg->FirstBE,
hdrCfg->LastBE,
hdrCfg->Tag,
hdrCfg->BusNum,
hdrCfg->DeviceNum,
hdrCfg->FunctionNum,
hdrCfg->ExtRegNum,
hdrCfg->RegNum
);
} else {
cchHdr = _snprintf_s(szHdr, _countof(szHdr), _TRUNCATE,
"TLP???: TypeFmt: %02x dwLen: %03x",
hdr->TypeFmt,
hdr->Length
);
}
Util_FillHexAscii(pbTlp, cbTlp, 0, NULL, &cbHexAscii);
cbResult = cchHdr + 1 + cbHexAscii;
if(!(szResult = LocalAlloc(0, cbResult))) { return FALSE; }
memcpy(szResult, szHdr, cchHdr);
szResult[cchHdr] = '\n';
Util_FillHexAscii(pbTlp, cbTlp, 0, szResult + cchHdr + 1, &cbHexAscii);
*pszTlpText = szResult;
if(pcbTlpText) { *pcbTlpText = cbResult; }
return TRUE;
}
/*
* Print a PCIe TLP packet on the screen in a human readable format.
* -- ctxLC
* -- pbTlp = complete TLP packet (header+data)
* -- cbTlp = length in bytes of TLP packet.
* -- fTx = TRUE == packet is transmited, FALSE == packet is received.
*/
VOID TLP_Print(_In_ PLC_CONTEXT ctxLC, _In_ PBYTE pbTlp, _In_ DWORD cbTlp, _In_ BOOL fTx)
{
LPSTR szTlpText;
DWORD cbTlpText;
if(TLP_ToString(pbTlp, cbTlp, &szTlpText, &cbTlpText)) {
lcprintf(ctxLC, "\n%s: %s", (fTx ? "TX" : "RX"), szTlpText);
LocalFree(szTlpText);
}
}
/*
* Generic callback function that may be used by TLP capable devices to aid the
* collection of completions from the probe function. Receives single TLP packet.
* -- pBufferMrd
* -- pb
* -- cb
*/
VOID TLP_CallbackMRdProbe(_Inout_ PTLP_CALLBACK_BUF_MRd pBufferMRd, _In_ PBYTE pb, _In_ DWORD cb)
{
PTLP_HDR_CplD hdrC = (PTLP_HDR_CplD)pb;
PDWORD buf = (PDWORD)pb;
DWORD i;
if(cb < 16) { return; } // min size CplD = 16 bytes.
buf[0] = _byteswap_ulong(buf[0]);
buf[1] = _byteswap_ulong(buf[1]);
buf[2] = _byteswap_ulong(buf[2]);
if((hdrC->h.TypeFmt == TLP_CplD) && pBufferMRd) {
// 5 low address bits coded into the dword read, 8 high address bits coded into tag.
i = ((DWORD)hdrC->Tag << 5) + ((hdrC->LowerAddress >> 2) & 0x1f);
if(i < pBufferMRd->cbMax) {
pBufferMRd->pb[i] = 1;
pBufferMRd->cb++;
}
}
}
/*
* Generic callback function that may be used by TLP capable devices to aid the
* collection of memory read completions. Receives single TLP packet.
* -- pBufferMrd_Scatter
* -- pb
* -- cb
*/
VOID TLP_CallbackMRd_Scatter(_Inout_ PTLP_CALLBACK_BUF_MRd_SCATTER pBufferMrd_Scatter, _In_ PBYTE pb, _In_ DWORD cb)
{
PTLP_HDR_CplD hdrC = (PTLP_HDR_CplD)pb;
PTLP_HDR hdr = (PTLP_HDR)pb;
PDWORD buf = (PDWORD)pb;
DWORD o, c, i;
PMEM_SCATTER pMEM;
buf[0] = _byteswap_ulong(buf[0]);
buf[1] = _byteswap_ulong(buf[1]);
buf[2] = _byteswap_ulong(buf[2]);
if(cb < ((DWORD)hdr->Length << 2) + 12) { return; }
if(pBufferMrd_Scatter->bEccBit != (hdrC->Tag >> 7)) { return; } // ECC bit mismatch
if(hdr->TypeFmt == TLP_CplD) {
if(pBufferMrd_Scatter->fTiny) {
// Algoritm: Multiple MRd of size 128 bytes
i = (hdrC->Tag >> 5) & 0x03;
if(i >= pBufferMrd_Scatter->cph) { return; }
pMEM = pBufferMrd_Scatter->pph[i];
if(pMEM->cb == 0x1000) {
if(hdrC->ByteCount > 0x80) { return; }
o = ((hdrC->Tag & 0x1f) << 7) + 0x80 - hdrC->ByteCount;
} else {
// TODO: Fix CplD BC
o = (DWORD)MEM_SCATTER_STACK_PEEK(pMEM, 1);
}
} else {
// Algoritm: Single MRd of page (0x1000) or less, multiple CplD.
i = hdrC->Tag & 0x7f;
if(i >= pBufferMrd_Scatter->cph) { return; }
pMEM = pBufferMrd_Scatter->pph[i];
if(pMEM->cb == 0x1000) {
o = 0x1000 - (hdrC->ByteCount ? hdrC->ByteCount : 0x1000);
} else {
// TODO: Fix CplD BC
o = (DWORD)MEM_SCATTER_STACK_PEEK(pMEM, 1);
}
}
c = (DWORD)hdr->Length << 2;
if(o + c > pMEM->cb) { return; }
memcpy(pMEM->pb + o, pb + 12, c);
MEM_SCATTER_STACK_ADD(pMEM, 1, c);
pBufferMrd_Scatter->cbReadTotal += c;
}
if((hdr->TypeFmt == TLP_Cpl) && hdrC->Status) {
pBufferMrd_Scatter->cbReadTotal += (hdrC->ByteCount ? hdrC->ByteCount : 0x1000);
}
}
//-------------------------------------------------------------------------------
// UDP connectivity implementation below:
//-------------------------------------------------------------------------------
/*
* Emulate the FT601 Close function by closing socket.
*/
ULONG WINAPI DeviceFPGA_UDP_FT60x_FT_Close(HANDLE ftHandle)
{
FPGA_HANDLESOCKET hs;
hs.h = ftHandle;
closesocket(hs.Socket);
return 0;
}
/*
* Dummy function to keep compatibility with FT601 calls when using UDP.
*/
ULONG WINAPI DeviceFPGA_UDP_FT60x_FT_AbortPipe(HANDLE ftHandle, UCHAR ucPipeID)
{
return 0;
}
/*
* Emulate the FT601 WritePipe function when writing UDP packets to keep
* function call compatibility for the FPGA device module.
*/
ULONG WINAPI DeviceFPGA_UDP_FT60x_FT_WritePipe(HANDLE ftHandle, UCHAR ucPipeID, PUCHAR pucBuffer, ULONG ulBufferLength, PULONG pulBytesTransferred, PVOID pOverlapped)
{
FPGA_HANDLESOCKET hs;
hs.h = ftHandle;
int retval = send(hs.Socket, pucBuffer, ulBufferLength, 0);
if(retval == SOCKET_ERROR) {
*pulBytesTransferred = 0;
return 1;
}
*pulBytesTransferred = (ULONG)retval;
return 0;
}
/*
* Emulate the FT601 WritePipe function when reading UDP packets to keep
* function call compatibility for the FPGA device module.
*/
ULONG WINAPI DeviceFPGA_UDP_FT60x_FT_ReadPipe(HANDLE ftHandle, UCHAR ucPipeID, PUCHAR pucBuffer, ULONG ulBufferLength, PULONG pulBytesTransferred, PVOID pOverlapped)
{
int status;
DWORD cbTx, cSleep = 0, cbRead, cbReadTotal = 0, cPass = 0;
BYTE pbTx[] = { 0x01, 0x00, 0x01, 0x00, 0x80, 0x02, 0x23, 0x77 }; // cmd msg: inactivity timer enable - 1ms
FPGA_HANDLESOCKET hs;
hs.h = ftHandle;
DeviceFPGA_UDP_FT60x_FT_WritePipe(ftHandle, 0, pbTx, sizeof(pbTx), &cbTx, NULL); // - previously configured by DeviceFPGA_GetDeviceID_FpgaVersion()
*pulBytesTransferred = 0;
status = 1;
while(status && ulBufferLength) {
status = recvfrom(hs.Socket, pucBuffer, ulBufferLength, 0, NULL, NULL);
if(status == SOCKET_ERROR) {
if((cbReadTotal >= 32) && (*(PDWORD)(pucBuffer - 32) == 0xeffffff3) && (*(PDWORD)(pucBuffer - 28) == 0xdeceffff)) { // "inactivity timer" signal packet.
break;
}
if(WSAEWOULDBLOCK == WSAGetLastError()) {
if(++cSleep < 10 * 50) { // wait for completion max ~50ms
if(cSleep < 5) {
SwitchToThread();
} else {
usleep(100);
}
continue;
}
break;
}
return 1;
}
cSleep = 0;
cPass++;
cbRead = min(ulBufferLength, (DWORD)status);
cbReadTotal += cbRead;
ulBufferLength -= cbRead;
pucBuffer += cbRead;
}
*pulBytesTransferred = cbReadTotal;
return 0;
}
/*
* Create a non-blocking UDP socket by connecting to the address/port specified.
* -- dwIpv4Addr
* -- wUdpPort
* -- return = the socket, 0 on error.
*/
SOCKET DeviceFPGA_UDP_Connect(_In_ DWORD dwIpv4Addr, _In_ WORD wUdpPort)
{
int status;
struct sockaddr_in sAddr;
SOCKET Sock = 0;
int rcvbuf = 0x00080000;
#ifdef _WIN32
u_long mode = 1; // 1 == non-blocking socket - Windows only ???
WSADATA WsaData;
if(WSAStartup(MAKEWORD(2, 2), &WsaData)) { return 0; }
#endif /* _WIN32 */
sAddr.sin_family = AF_INET;
sAddr.sin_port = htons(wUdpPort);
sAddr.sin_addr.s_addr = dwIpv4Addr;
if((Sock = socket(AF_INET, SOCK_DGRAM | SOCK_NONBLOCK, IPPROTO_UDP)) != INVALID_SOCKET) {
#ifdef _WIN32
ioctlsocket(Sock, FIONBIO, &mode);
#endif /* _WIN32 */
setsockopt(Sock, SOL_SOCKET, SO_RCVBUF, (const char*)&rcvbuf, sizeof(int));
status = connect(Sock, (struct sockaddr*)&sAddr, sizeof(sAddr));
if(status == SOCKET_ERROR) {
closesocket(Sock);
return 0;
}
rcvbuf = 0x00080000;
setsockopt(Sock, SOL_SOCKET, SO_RCVBUF, (const char*)&rcvbuf, sizeof(int));
return Sock;
}
return 0;
}
/*
* Initialize a FPGA RawUDP Device.
* -- ctx
* -- return = NULL on success, Error message on fail.
*/
LPSTR DeviceFPGA_InitializeUDP(_In_ PDEVICE_CONTEXT_FPGA ctx, _In_ DWORD dwIpv4Addr)
{
ctx->dev.SocketUDP = DeviceFPGA_UDP_Connect(dwIpv4Addr, 28474);
if(!ctx->dev.SocketUDP) {
return "Unable to connect to RawUDP FPGA device";
}
ctx->dev.pfnFT_AbortPipe = DeviceFPGA_UDP_FT60x_FT_AbortPipe;
ctx->dev.pfnFT_Create = NULL;
ctx->dev.pfnFT_Close = DeviceFPGA_UDP_FT60x_FT_Close;
ctx->dev.pfnFT_ReadPipe = DeviceFPGA_UDP_FT60x_FT_ReadPipe;
ctx->dev.pfnFT_WritePipe = DeviceFPGA_UDP_FT60x_FT_WritePipe;
ctx->dev.fInitialized = TRUE;
return NULL;
}
//-------------------------------------------------------------------------------
// FT601/FT245 connectivity implementation below:
//-------------------------------------------------------------------------------
// Helper functions to avoid multiple connections in parallel on
// linux systems resulting in potential segfault errors. On Windows
// this is handled transparantly by the driver.
static BOOL g_fDeviceFpgaMultiHandleLock[0x10] = { 0 };
BOOL DeviceFPGA_Initialize_LinuxMultiHandle_LockCheck(_In_ QWORD qwDeviceIndex)
{
#ifdef LINUX
if(g_fDeviceFpgaMultiHandleLock[min(0x10 - 1, qwDeviceIndex)]) { return TRUE; }
#endif /* LINUX */
return FALSE;
}
VOID DeviceFPGA_Initialize_LinuxMultiHandle_LockAcquire(_In_ QWORD qwDeviceIndex)
{
g_fDeviceFpgaMultiHandleLock[min(0x10 - 1, qwDeviceIndex)] = TRUE;
}
VOID DeviceFPGA_Initialize_LinuxMultiHandle_LockRelease(_In_ QWORD qwDeviceIndex)
{
g_fDeviceFpgaMultiHandleLock[min(0x10 - 1, qwDeviceIndex)] = FALSE;
}
LPSTR DeviceFPGA_InitializeFT601(_In_ PDEVICE_CONTEXT_FPGA ctx, _In_ BOOL fFT601, _In_ BOOL fCustomDriver)
{
LPSTR szErrorReason;
CHAR c, szModuleFTDI[MAX_PATH + 1] = { 0 };
DWORD status;
ULONG(WINAPI *pfnFT_GetChipConfiguration)(HANDLE ftHandle, PVOID pvConfiguration);
ULONG(WINAPI *pfnFT_SetChipConfiguration)(HANDLE ftHandle, PVOID pvConfiguration);
ULONG(WINAPI *pfnFT_SetSuspendTimeout)(HANDLE ftHandle, ULONG Timeout);
FT_60XCONFIGURATION oCfgNew, oCfgOld;
if(DeviceFPGA_Initialize_LinuxMultiHandle_LockCheck(ctx->qwDeviceIndex)) {
szErrorReason = "FPGA linux handle already open";
goto fail;
}
// Load CUSTOM DRIVER LIBRARY & Try Initialize:
if(fCustomDriver) {
if(!ctx->dev.hModule) { ctx->dev.hModule = LoadLibraryA(DEVICE_FPGA_DRIVER_LIBRARY); }
if(!ctx->dev.hModule) {
Util_GetPathLib(szModuleFTDI);
strcat_s(szModuleFTDI, sizeof(szModuleFTDI) - 1, DEVICE_FPGA_DRIVER_LIBRARY);
ctx->dev.hModule = LoadLibraryA(szModuleFTDI);
}
if(ctx->dev.hModule) {
ctx->dev.pfnFT_Close = (PFN_FT_Close)GetProcAddress(ctx->dev.hModule, "FT_Close");
ctx->dev.pfnFT_Create = (PFN_FT_Create)GetProcAddress(ctx->dev.hModule, "FT_Create");
ctx->dev.pfnLcSetPerformanceProfile = (PFN_LcSetPerformanceProfile)GetProcAddress(ctx->dev.hModule, "LcSetPerformanceProfile");
if(ctx->dev.pfnFT_Create && ctx->dev.pfnFT_Close && (0 == ctx->dev.pfnFT_Create((PVOID)ctx->qwDeviceIndex, 0x10, &ctx->dev.hFTDI))) {
ctx->fCustomDriver = TRUE;
fFT601 = FALSE;
} else {
FreeLibrary(ctx->dev.hModule);
ctx->dev.hModule = NULL;
fCustomDriver = FALSE;
}
}
}
// Load FTDI Library:
if(fFT601) {
if(!ctx->dev.hModule) { ctx->dev.hModule = LoadLibraryA(DEVICE_FPGA_FT601_LIBRARY); }
if(!ctx->dev.hModule) {
Util_GetPathLib(szModuleFTDI);
strcat_s(szModuleFTDI, sizeof(szModuleFTDI) - 1, DEVICE_FPGA_FT601_LIBRARY);
ctx->dev.hModule = LoadLibraryA(szModuleFTDI);
}
ctx->fFT601 = ctx->dev.hModule ? TRUE : FALSE;
}
if(!ctx->dev.hModule) {
szErrorReason = "Unable to load '"DEVICE_FPGA_FT601_LIBRARY"' or '"DEVICE_FPGA_DRIVER_LIBRARY"'";
goto fail;
}
ctx->dev.pfnFT_AbortPipe = (PFN_FT_AbortPipe)GetProcAddress(ctx->dev.hModule, "FT_AbortPipe");
ctx->dev.pfnFT_Create = (PFN_FT_Create)GetProcAddress(ctx->dev.hModule, "FT_Create");
ctx->dev.pfnFT_Close = (PFN_FT_Close)GetProcAddress(ctx->dev.hModule, "FT_Close");
ctx->dev.pfnFT_ReadPipe = (PFN_FT_ReadPipe)GetProcAddress(ctx->dev.hModule, "FT_ReadPipeEx");
if(!ctx->dev.pfnFT_ReadPipe) {
ctx->dev.pfnFT_ReadPipe = (PFN_FT_ReadPipe)GetProcAddress(ctx->dev.hModule, "FT_ReadPipe");
}
ctx->dev.pfnFT_WritePipe = (PFN_FT_WritePipe)GetProcAddress(ctx->dev.hModule, "FT_WritePipeEx");
if(!ctx->dev.pfnFT_WritePipe) {
ctx->dev.pfnFT_WritePipe = (PFN_FT_WritePipe)GetProcAddress(ctx->dev.hModule, "FT_WritePipe");
}
ctx->dev.pfnFT_GetOverlappedResult = (PFN_FT_GetOverlappedResult)GetProcAddress(ctx->dev.hModule, "FT_GetOverlappedResult");
ctx->dev.pfnFT_InitializeOverlapped = (PFN_FT_InitializeOverlapped)GetProcAddress(ctx->dev.hModule, "FT_InitializeOverlapped");
ctx->dev.pfnFT_ReleaseOverlapped = (PFN_FT_ReleaseOverlapped)GetProcAddress(ctx->dev.hModule, "FT_ReleaseOverlapped");
pfnFT_GetChipConfiguration = (ULONG(WINAPI*)(HANDLE, PVOID))GetProcAddress(ctx->dev.hModule, "FT_GetChipConfiguration");
pfnFT_SetChipConfiguration = (ULONG(WINAPI*)(HANDLE, PVOID))GetProcAddress(ctx->dev.hModule, "FT_SetChipConfiguration");
pfnFT_SetSuspendTimeout = (ULONG(WINAPI*)(HANDLE, ULONG))GetProcAddress(ctx->dev.hModule, "FT_SetSuspendTimeout");
if(!ctx->dev.pfnFT_Create || !ctx->dev.pfnFT_ReadPipe || !ctx->dev.pfnFT_WritePipe) {
szErrorReason = ctx->dev.pfnFT_ReadPipe ?
"Unable to retrieve required functions from device driver dll/so." :
"Unable to retrieve required functions from FTD3XX.dll v1.3.0.4 or later";
goto fail;
}
// Open FTDI
if(fFT601) {
status = ctx->dev.pfnFT_Create((PVOID)ctx->qwDeviceIndex, 0x10 /*FT_OPEN_BY_INDEX*/, &ctx->dev.hFTDI);
if(status || !ctx->dev.hFTDI) {
szErrorReason = "Unable to connect to FPGA device";
goto fail;
}
ctx->dev.pfnFT_AbortPipe(ctx->dev.hFTDI, 0x02);
ctx->dev.pfnFT_AbortPipe(ctx->dev.hFTDI, 0x82);
pfnFT_SetSuspendTimeout(ctx->dev.hFTDI, 0);
// Check FTDI chip configuration and update if required
status = pfnFT_GetChipConfiguration(ctx->dev.hFTDI, &oCfgOld);
if(status) {
szErrorReason = "Unable to retrieve device configuration";
goto fail;
}
memcpy(&oCfgNew, &oCfgOld, sizeof(FT_60XCONFIGURATION));
oCfgNew.FIFOMode = 0; // FIFO MODE FT245
oCfgNew.ChannelConfig = 2; // 1 CHANNEL ONLY
oCfgNew.OptionalFeatureSupport = 0;
if(memcmp(&oCfgNew, &oCfgOld, sizeof(FT_60XCONFIGURATION))) {
printf(
"IMPORTANT NOTE! FTDI FT601 USB CONFIGURATION DIFFERS FROM RECOMMENDED\n" \
"PLEASE ENSURE THAT ONLY PCILEECH FPGA FTDI FT601 DEVICE IS CONNECED \n" \
"BEFORE UPDATING CONFIGURATION. DO YOU WISH TO CONTINUE Y/N? \n"
);
while(TRUE) {
c = (CHAR)getchar();
if(c == 'Y' || c == 'y') { break; }
if(c == 'N' || c == 'n') {
szErrorReason = "User abort required device configuration";
goto fail;
}
}
status = pfnFT_SetChipConfiguration(ctx->dev.hFTDI, &oCfgNew);
if(status) {
szErrorReason = "Unable to set required device configuration";
goto fail;
}
printf("FTDI USB CONFIGURATION UPDATED - RESETTING AND CONTINUING ...\n");
ctx->dev.pfnFT_Close(ctx->dev.hFTDI);
FreeLibrary(ctx->dev.hModule);
ctx->dev.hModule = NULL;
ctx->dev.hFTDI = NULL;
Sleep(3000);
return DeviceFPGA_InitializeFT601(ctx, TRUE, FALSE);
}
}
ctx->async2.fEnabled =
ctx->dev.pfnFT_GetOverlappedResult && ctx->dev.pfnFT_InitializeOverlapped && ctx->dev.pfnFT_ReleaseOverlapped &&
!ctx->dev.pfnFT_InitializeOverlapped(ctx->dev.hFTDI, &ctx->async2.oOverlapped);
ctx->dev.fInitialized = TRUE;
DeviceFPGA_Initialize_LinuxMultiHandle_LockAcquire(ctx->qwDeviceIndex);
return NULL;
fail:
if(ctx->dev.hFTDI && ctx->dev.pfnFT_Close) { ctx->dev.pfnFT_Close(ctx->dev.hFTDI); }
if(ctx->dev.hModule) { FreeLibrary(ctx->dev.hModule); }
ctx->dev.hModule = NULL;
ctx->dev.hFTDI = NULL;
return szErrorReason;
}
//-------------------------------------------------------------------------------
// FT2232H/FT245 connectivity implementation below:
//-------------------------------------------------------------------------------
typedef struct tdFT2232H_HANDLE {
HANDLE ftHandle;
ULONG(WINAPI *pfnFT_Close)(HANDLE ftHandle);
ULONG(WINAPI *pfnFT_GetStatus)(HANDLE ftHandle, DWORD *dwRxBytes, DWORD *dwTxBytes, DWORD *dwEventDWord);
ULONG(WINAPI *pfnFT_Read)(HANDLE ftHandle, PVOID lpBuffer, DWORD dwBytesToRead, LPDWORD lpBytesReturned);
ULONG(WINAPI *pfnFT_Write)(HANDLE ftHandle, PVOID lpBuffer, DWORD dwBytesToWrite, LPDWORD lpBytesWritten);
} FT2232H_HANDLE, *PFT2232H_HANDLE;
/*
* Emulate FT601 Close for FT2232H.
*/
ULONG WINAPI DeviceFPGA_FT2232_FT60x_FT_Close(HANDLE ftHandleEx)
{
PFT2232H_HANDLE hFT2232H = (PFT2232H_HANDLE)ftHandleEx;
ULONG status = hFT2232H->pfnFT_Close(hFT2232H->ftHandle);
LocalFree(ftHandleEx);
return status;
}
/*
* Dummy function to keep compatibility with FT601 calls.
*/
ULONG WINAPI DeviceFPGA_FT2232_FT60x_FT_AbortPipe(HANDLE ftHandleEx, UCHAR ucPipeID)
{
return 0;
}
/*
* Emulate FT601 ReadPipe for FT2232H.
*/
ULONG WINAPI DeviceFPGA_FT2232_FT60x_FT_ReadPipe(HANDLE ftHandleEx, UCHAR ucPipeID, PUCHAR pucBuffer, ULONG ulBufferLength, PULONG pulBytesTransferred, PVOID pOverlapped)
{
PFT2232H_HANDLE hFT2232H = (PFT2232H_HANDLE)ftHandleEx;
ULONG iRetry, status = 0, cbRead = 0, cbReadTotal = 0, cbRx, cbTx, dwEventStatus;
*pulBytesTransferred = 0;
if(ulBufferLength == 0x00103000) {
// "fake" ASYNC MODE always calls with a 0x103 page buffer in FT2232H mode.
status = hFT2232H->pfnFT_GetStatus(hFT2232H->ftHandle, &cbRx, &cbTx, &dwEventStatus);
if(status) { return status; }
if(cbRx) {
return hFT2232H->pfnFT_Read(hFT2232H->ftHandle, pucBuffer, min(cbRx, ulBufferLength), pulBytesTransferred);
}
usleep(125);
return 0;
}
// "NORMAL" MODE:
while(TRUE) {
cbRx = 0;
iRetry = 0;
while(!cbRx) {
status = hFT2232H->pfnFT_GetStatus(hFT2232H->ftHandle, &cbRx, &cbTx, &dwEventStatus);
if(cbRx) { break; }
if(status || iRetry > 15) { break; }
iRetry++;
usleep(120);
}
status = hFT2232H->pfnFT_Read(hFT2232H->ftHandle, pucBuffer + cbReadTotal, min(cbRx, ulBufferLength - cbReadTotal), &cbRead);
if(status || !cbRead) { break; }
cbReadTotal += cbRead;
if(cbReadTotal >= ulBufferLength) { break; }
}
*pulBytesTransferred = cbReadTotal;
return status;
}
/*
* Emulate FT601 WritePipe for FT2232H.
*/
ULONG WINAPI DeviceFPGA_FT2232_FT60x_FT_WritePipe(HANDLE ftHandleEx, UCHAR ucPipeID, PUCHAR pucBuffer, ULONG ulBufferLength, PULONG pulBytesTransferred, PVOID pOverlapped)
{
PFT2232H_HANDLE hFT2232H = (PFT2232H_HANDLE)ftHandleEx;
return hFT2232H->pfnFT_Write(hFT2232H->ftHandle, pucBuffer, ulBufferLength, pulBytesTransferred);
}
/*
* Initialize FT2232H with FT245 synchrouous FIFO.