-
Notifications
You must be signed in to change notification settings - Fork 1
/
Exercise 3.29 or-gate in terms of and-gates and inverters.rkt
409 lines (364 loc) · 9.67 KB
/
Exercise 3.29 or-gate in terms of and-gates and inverters.rkt
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
#lang racket
; Exercise 3.29. Another way to construct an or-gate is as a compound digital logic device,
; built from and-gates and inverters. Define a procedure or-gate that accomplishes this.
; What is the delay time of the or-gate in terms of and-gate-delay and inverter-delay?
; S O L U T I O N
; Note: I made an enhancement to all the function procedures such as and-gate, or-gate etc. to
; call the action procedure once as soon as the gate is constructed. This way we ensure that
; the output of the gate is correct right from the beginning.
; (OR A B) = (NOT (AND (NOT A) (NOT B)))
; Delay time of the compound-or-gate = (3 * inverter-delay) + (and-gate-delay)
(define (compound-or-gate a1 a2 output)
(let ((inverter-output-1 (make-wire)) (inverter-output-2 (make-wire)) (and-gate-output (make-wire)))
(inverter a1 inverter-output-1)
(inverter a2 inverter-output-2)
(and-gate inverter-output-1 inverter-output-2 and-gate-output)
(inverter and-gate-output output)
)
)
(define (inverter input output)
(define inverter-gate-delay 2) ; inverter delay is in seconds
(define (invert-action-procedure)
(displayln "INVERT action proc invoked")
(let ((new-value (logical-not (get-signal input))))
(after-delay
inverter-gate-delay
(lambda ()
; set signal on output only if the new value is different
; from the existing signal on the output
(if (not (= (get-signal output) new-value))
(begin
(set-signal! output new-value)
(display "Set signal on INVERTER output wire to ")
(output 'print)
(newline)
)
(displayln "INVERTER output signal unchanged")
)
)
)
)
)
(add-action! input invert-action-procedure)
(invert-action-procedure)
'ok
)
(define (or-gate a1 a2 output)
(define or-gate-delay 2) ; or-gate delay is in seconds
(define (or-action-procedure)
(displayln "OR action proc invoked")
(let ((new-value (logical-or (get-signal a1) (get-signal a2))))
(after-delay
or-gate-delay
(lambda ()
; set signal on output only if the new value is different
; from the existing signal on the output
(if (not (= (get-signal output) new-value))
(begin
(set-signal! output new-value)
(display "Set signal on OR output wire to ")
(output 'print)
(newline)
)
(displayln "OR-GATE output signal unchanged")
)
)
)
)
)
(add-action! a1 or-action-procedure)
(add-action! a2 or-action-procedure)
(or-action-procedure)
'ok
)
(define (and-gate a1 a2 output)
(define and-gate-delay 2) ; and-gate delay is in seconds
(define (and-action-procedure)
(displayln "AND action proc invoked")
(let ((new-value (logical-and (get-signal a1) (get-signal a2))))
(after-delay
and-gate-delay
(lambda ()
; set signal on output only if the new value is different
; from the existing signal on the output
(if (not (= (get-signal output) new-value))
(begin
(set-signal! output new-value)
(display "Set signal on AND output wire to ")
(output 'print)
(newline)
)
(displayln "AND-GATE output signal unchanged")
)
)
)
)
)
(add-action! a1 and-action-procedure)
(add-action! a2 and-action-procedure)
(and-action-procedure)
'ok
)
; Logical Operations on signals
(define (logical-not s)
(cond
((= s 0) 1)
((= s 1) 0)
(else
(error "LOGICAL-NOT: Invalid signal")
)
)
)
(define (logical-and s1 s2)
(cond
((and (= s1 0) (= s2 0)) 0)
((and (= s1 0) (= s2 1)) 0)
((and (= s1 1) (= s2 0)) 0)
((and (= s1 1) (= s2 1)) 1)
(else
(error "LOGICAL-AND: Invalid signal(s)")
)
)
)
(define (logical-or s1 s2)
(cond
((and (= s1 0) (= s2 0)) 0)
((and (= s1 0) (= s2 1)) 1)
((and (= s1 1) (= s2 0)) 1)
((and (= s1 1) (= s2 1)) 1)
(else
(error "LOGICAL-OR: Invalid signal(s)")
)
)
)
; Wire Operations
(define (make-wire)
(define signal-on-wire 0)
(define action-proc null)
(define (set-signal! new-value)
(if (not (= signal-on-wire new-value))
(begin
(set! signal-on-wire new-value)
(if (not (null? action-proc))
(action-proc)
(void)
)
)
(void)
)
)
(define (add-action! no-arg-proc)
(set! action-proc no-arg-proc)
)
(define (dispatch m)
(cond
((eq? m 'get-signal) signal-on-wire)
((eq? m 'set-signal!) set-signal!)
((eq? m 'add-action!) add-action!)
((eq? m 'print)
(begin
; (display "Signal on wire is ")
(display signal-on-wire)
)
)
(else (error "Unknown request -- MAKE-WIRE" m))
)
)
dispatch
)
(define (get-signal wire)
(wire 'get-signal)
)
(define (set-signal! wire new-value)
((wire 'set-signal!) new-value)
)
(define (add-action! wire no-arg-proc)
((wire 'add-action!) no-arg-proc)
)
; Delay Operation
(define (after-delay delay proc)
(display "Delaying for ")
(display delay)
(displayln " second(s)")
(sleep delay)
(proc)
)
; Test Driver
(define (run-test return-type proc . args)
(define (print-item-list items first-time?)
(cond
((not (pair? items)) (void))
(else
(if (not first-time?)
(display ", ")
(void)
)
(print (car items))
(print-item-list (cdr items) false)
)
)
)
(display "Applying ")
(display proc)
(if (not (null? args))
(begin
(display " on: ")
(print-item-list args true)
)
(void)
)
(newline)
(let ((result (apply proc args)))
(if (not (eq? return-type 'none))
(display "Result: ")
(void)
)
(cond
((procedure? result) ((result 'print)))
; ((eq? return-type 'deque) (print-deque result))
((eq? return-type 'none) (void))
(else
(print result)
(newline)
)
)
)
(newline)
)
(define (execution-time proc . args)
(define start-time (current-milliseconds))
; (display start-time)
; (display " ")
(apply proc args)
(define end-time (current-milliseconds))
; (display end-time)
(display "Execution time of ")
(display proc)
(display ": ")
(- end-time start-time)
)
; Tests
(define inputA (make-wire))
(define inputB (make-wire))
(define output (make-wire))
; (define og (or-gate inputA inputB output))
(define cog (compound-or-gate inputA inputB output))
(run-test 'unknown get-signal inputA)
(run-test 'unknown get-signal inputB)
(run-test 'unknown get-signal output)
(run-test 'none set-signal! inputA 1)
(displayln "Compound Or Gate")
(displayln "----------------")
(display "Input A: ")
(inputA 'print)
(display ", Input B: ")
(inputB 'print)
(display ", Output: ")
(output 'print)
(newline)
(displayln "----------------")
(run-test 'none set-signal! inputB 1)
(displayln "Compound Or Gate")
(displayln "----------------")
(display "Input A: ")
(inputA 'print)
(display ", Input B: ")
(inputB 'print)
(display ", Output: ")
(output 'print)
(newline)
(displayln "----------------")
(run-test 'none set-signal! inputA 0)
(displayln "Compound Or Gate")
(displayln "----------------")
(display "Input A: ")
(inputA 'print)
(display ", Input B: ")
(inputB 'print)
(display ", Output: ")
(output 'print)
(newline)
(displayln "----------------")
(run-test 'none set-signal! inputB 0)
(displayln "Compound Or Gate")
(displayln "----------------")
(display "Input A: ")
(inputA 'print)
(display ", Input B: ")
(inputB 'print)
(display ", Output: ")
(output 'print)
(newline)
(displayln "----------------")
; Test Results
Welcome to DrRacket, version 6.11 [3m].
Language: racket, with debugging; memory limit: 512 MB.
INVERT action proc invoked
Delaying for 2 second(s)
Set signal on INVERTER output wire to 1
INVERT action proc invoked
Delaying for 2 second(s)
Set signal on INVERTER output wire to 1
AND action proc invoked
Delaying for 2 second(s)
Set signal on AND output wire to 1
INVERT action proc invoked
Delaying for 2 second(s)
INVERTER output signal unchanged
Applying #<procedure:get-signal> on: #<procedure:dispatch>
Result: 0
Applying #<procedure:get-signal> on: #<procedure:dispatch>
Result: 0
Applying #<procedure:get-signal> on: #<procedure:dispatch>
Result: 0
Applying #<procedure:set-signal!> on: #<procedure:dispatch>, 1
INVERT action proc invoked
Delaying for 2 second(s)
AND action proc invoked
Delaying for 2 second(s)
INVERT action proc invoked
Delaying for 2 second(s)
Set signal on INVERTER output wire to 1
Set signal on AND output wire to 0
Set signal on INVERTER output wire to 0
Compound Or Gate
----------------
Input A: 1, Input B: 0, Output: 1
----------------
Applying #<procedure:set-signal!> on: #<procedure:dispatch>, 1
INVERT action proc invoked
Delaying for 2 second(s)
AND action proc invoked
Delaying for 2 second(s)
AND-GATE output signal unchanged
Set signal on INVERTER output wire to 0
Compound Or Gate
----------------
Input A: 1, Input B: 1, Output: 1
----------------
Applying #<procedure:set-signal!> on: #<procedure:dispatch>, 0
INVERT action proc invoked
Delaying for 2 second(s)
AND action proc invoked
Delaying for 2 second(s)
AND-GATE output signal unchanged
Set signal on INVERTER output wire to 1
Compound Or Gate
----------------
Input A: 0, Input B: 1, Output: 1
----------------
Applying #<procedure:set-signal!> on: #<procedure:dispatch>, 0
INVERT action proc invoked
Delaying for 2 second(s)
AND action proc invoked
Delaying for 2 second(s)
INVERT action proc invoked
Delaying for 2 second(s)
Set signal on INVERTER output wire to 0
Set signal on AND output wire to 1
Set signal on INVERTER output wire to 1
Compound Or Gate
----------------
Input A: 0, Input B: 0, Output: 0
----------------
>