-
Notifications
You must be signed in to change notification settings - Fork 102
/
dra7-l4.dtsi
4606 lines (4262 loc) · 137 KB
/
dra7-l4.dtsi
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
&l4_cfg { /* 0x4a000000 */
compatible = "ti,dra7-l4-cfg", "simple-pm-bus";
power-domains = <&prm_coreaon>;
clocks = <&l4cfg_clkctrl DRA7_L4CFG_L4_CFG_CLKCTRL 0>;
clock-names = "fck";
reg = <0x4a000000 0x800>,
<0x4a000800 0x800>,
<0x4a001000 0x1000>;
reg-names = "ap", "la", "ia0";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x00000000 0x4a000000 0x100000>, /* segment 0 */
<0x00100000 0x4a100000 0x100000>, /* segment 1 */
<0x00200000 0x4a200000 0x100000>; /* segment 2 */
segment@0 { /* 0x4a000000 */
compatible = "simple-pm-bus";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x00000000 0x00000000 0x000800>, /* ap 0 */
<0x00000800 0x00000800 0x000800>, /* ap 1 */
<0x00001000 0x00001000 0x001000>, /* ap 2 */
<0x00002000 0x00002000 0x002000>, /* ap 3 */
<0x00004000 0x00004000 0x001000>, /* ap 4 */
<0x00005000 0x00005000 0x001000>, /* ap 5 */
<0x00006000 0x00006000 0x001000>, /* ap 6 */
<0x00008000 0x00008000 0x002000>, /* ap 7 */
<0x0000a000 0x0000a000 0x001000>, /* ap 8 */
<0x00056000 0x00056000 0x001000>, /* ap 9 */
<0x00057000 0x00057000 0x001000>, /* ap 10 */
<0x0005e000 0x0005e000 0x002000>, /* ap 11 */
<0x00060000 0x00060000 0x001000>, /* ap 12 */
<0x00080000 0x00080000 0x008000>, /* ap 13 */
<0x00088000 0x00088000 0x001000>, /* ap 14 */
<0x000a0000 0x000a0000 0x008000>, /* ap 15 */
<0x000a8000 0x000a8000 0x001000>, /* ap 16 */
<0x000d9000 0x000d9000 0x001000>, /* ap 17 */
<0x000da000 0x000da000 0x001000>, /* ap 18 */
<0x000dd000 0x000dd000 0x001000>, /* ap 19 */
<0x000de000 0x000de000 0x001000>, /* ap 20 */
<0x000e0000 0x000e0000 0x001000>, /* ap 21 */
<0x000e1000 0x000e1000 0x001000>, /* ap 22 */
<0x000f4000 0x000f4000 0x001000>, /* ap 23 */
<0x000f5000 0x000f5000 0x001000>, /* ap 24 */
<0x000f6000 0x000f6000 0x001000>, /* ap 25 */
<0x000f7000 0x000f7000 0x001000>, /* ap 26 */
<0x00090000 0x00090000 0x008000>, /* ap 59 */
<0x00098000 0x00098000 0x001000>; /* ap 60 */
target-module@2000 { /* 0x4a002000, ap 3 08.0 */
compatible = "ti,sysc-omap4", "ti,sysc";
reg = <0x2000 0x4>;
reg-names = "rev";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x2000 0x2000>;
scm: scm@0 {
compatible = "ti,dra7-scm-core", "simple-bus";
reg = <0 0x2000>;
#address-cells = <1>;
#size-cells = <1>;
ranges = <0 0 0x2000>;
scm_conf: scm_conf@0 {
compatible = "syscon", "simple-bus";
reg = <0x0 0x1400>;
#address-cells = <1>;
#size-cells = <1>;
ranges = <0 0x0 0x1400>;
pbias_regulator: pbias_regulator@e00 {
compatible = "ti,pbias-dra7", "ti,pbias-omap";
reg = <0xe00 0x4>;
syscon = <&scm_conf>;
pbias_mmc_reg: pbias_mmc_omap5 {
regulator-name = "pbias_mmc_omap5";
regulator-min-microvolt = <1800000>;
regulator-max-microvolt = <3300000>;
};
};
phy_gmii_sel: phy-gmii-sel {
compatible = "ti,dra7xx-phy-gmii-sel";
reg = <0x554 0x4>;
#phy-cells = <1>;
};
scm_conf_clocks: clocks {
#address-cells = <1>;
#size-cells = <0>;
};
};
dra7_pmx_core: pinmux@1400 {
compatible = "ti,dra7-padconf",
"pinctrl-single";
reg = <0x1400 0x0468>;
#address-cells = <1>;
#size-cells = <0>;
#pinctrl-cells = <1>;
#interrupt-cells = <1>;
interrupt-controller;
pinctrl-single,register-width = <32>;
pinctrl-single,function-mask = <0x3fffffff>;
};
scm_conf1: scm_conf@1c04 {
compatible = "syscon";
reg = <0x1c04 0x0020>;
#syscon-cells = <2>;
};
scm_conf_pcie: scm_conf@1c24 {
compatible = "syscon";
reg = <0x1c24 0x0024>;
};
sdma_xbar: dma-router@b78 {
compatible = "ti,dra7-dma-crossbar";
reg = <0xb78 0xfc>;
#dma-cells = <1>;
dma-requests = <205>;
ti,dma-safe-map = <0>;
dma-masters = <&sdma>;
};
edma_xbar: dma-router@c78 {
compatible = "ti,dra7-dma-crossbar";
reg = <0xc78 0x7c>;
#dma-cells = <2>;
dma-requests = <204>;
ti,dma-safe-map = <0>;
dma-masters = <&edma>;
};
};
};
target-module@5000 { /* 0x4a005000, ap 5 10.0 */
compatible = "ti,sysc-omap4", "ti,sysc";
reg = <0x5000 0x4>;
reg-names = "rev";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x5000 0x1000>;
cm_core_aon: cm_core_aon@0 {
compatible = "ti,dra7-cm-core-aon",
"simple-bus";
#address-cells = <1>;
#size-cells = <1>;
reg = <0 0x2000>;
ranges = <0 0 0x2000>;
cm_core_aon_clocks: clocks {
#address-cells = <1>;
#size-cells = <0>;
};
cm_core_aon_clockdomains: clockdomains {
};
};
};
target-module@8000 { /* 0x4a008000, ap 7 0e.0 */
compatible = "ti,sysc-omap4", "ti,sysc";
reg = <0x8000 0x4>;
reg-names = "rev";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x8000 0x2000>;
cm_core: cm_core@0 {
compatible = "ti,dra7-cm-core", "simple-bus";
#address-cells = <1>;
#size-cells = <1>;
reg = <0 0x3000>;
ranges = <0 0 0x3000>;
cm_core_clocks: clocks {
#address-cells = <1>;
#size-cells = <0>;
};
cm_core_clockdomains: clockdomains {
};
};
};
target-module@56000 { /* 0x4a056000, ap 9 02.0 */
compatible = "ti,sysc-omap2", "ti,sysc";
reg = <0x56000 0x4>,
<0x5602c 0x4>,
<0x56028 0x4>;
reg-names = "rev", "sysc", "syss";
ti,sysc-mask = <(SYSC_OMAP2_CLOCKACTIVITY |
SYSC_OMAP2_EMUFREE |
SYSC_OMAP2_SOFTRESET |
SYSC_OMAP2_AUTOIDLE)>;
ti,sysc-midle = <SYSC_IDLE_FORCE>,
<SYSC_IDLE_NO>,
<SYSC_IDLE_SMART>,
<SYSC_IDLE_SMART_WKUP>;
ti,sysc-sidle = <SYSC_IDLE_FORCE>,
<SYSC_IDLE_NO>,
<SYSC_IDLE_SMART>,
<SYSC_IDLE_SMART_WKUP>;
ti,syss-mask = <1>;
/* Domains (P, C): core_pwrdm, dma_clkdm */
clocks = <&dma_clkctrl DRA7_DMA_DMA_SYSTEM_CLKCTRL 0>;
clock-names = "fck";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x56000 0x1000>;
sdma: dma-controller@0 {
compatible = "ti,omap4430-sdma", "ti,omap-sdma";
reg = <0x0 0x1000>;
interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
#dma-cells = <1>;
dma-channels = <32>;
dma-requests = <127>;
};
};
target-module@5e000 { /* 0x4a05e000, ap 11 1a.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x5e000 0x2000>;
};
target-module@80000 { /* 0x4a080000, ap 13 20.0 */
compatible = "ti,sysc-omap2", "ti,sysc";
reg = <0x80000 0x4>,
<0x80010 0x4>,
<0x80014 0x4>;
reg-names = "rev", "sysc", "syss";
ti,sysc-mask = <(SYSC_OMAP2_SOFTRESET |
SYSC_OMAP2_AUTOIDLE)>;
ti,sysc-sidle = <SYSC_IDLE_FORCE>,
<SYSC_IDLE_NO>,
<SYSC_IDLE_SMART>;
ti,syss-mask = <1>;
/* Domains (P, C): l3init_pwrdm, l3init_clkdm */
clocks = <&l3init_clkctrl DRA7_L3INIT_OCP2SCP1_CLKCTRL 0>;
clock-names = "fck";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x80000 0x8000>;
ocp2scp@0 {
compatible = "ti,omap-ocp2scp";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0 0 0x8000>;
reg = <0x0 0x20>;
usb2_phy1: phy@4000 {
compatible = "ti,dra7x-usb2", "ti,omap-usb2";
reg = <0x4000 0x400>;
syscon-phy-power = <&scm_conf 0x300>;
clocks = <&usb_phy1_always_on_clk32k>,
<&l3init_clkctrl DRA7_L3INIT_USB_OTG_SS1_CLKCTRL 8>;
clock-names = "wkupclk",
"refclk";
#phy-cells = <0>;
};
usb2_phy2: phy@5000 {
compatible = "ti,dra7x-usb2-phy2",
"ti,omap-usb2";
reg = <0x5000 0x400>;
syscon-phy-power = <&scm_conf 0xe74>;
clocks = <&usb_phy2_always_on_clk32k>,
<&l3init_clkctrl DRA7_L3INIT_USB_OTG_SS2_CLKCTRL 8>;
clock-names = "wkupclk",
"refclk";
#phy-cells = <0>;
};
usb3_phy1: phy@4400 {
compatible = "ti,omap-usb3";
reg = <0x4400 0x80>,
<0x4800 0x64>,
<0x4c00 0x40>;
reg-names = "phy_rx", "phy_tx", "pll_ctrl";
syscon-phy-power = <&scm_conf 0x370>;
clocks = <&usb_phy3_always_on_clk32k>,
<&sys_clkin1>,
<&l3init_clkctrl DRA7_L3INIT_USB_OTG_SS1_CLKCTRL 8>;
clock-names = "wkupclk",
"sysclk",
"refclk";
#phy-cells = <0>;
};
};
};
target-module@90000 { /* 0x4a090000, ap 59 42.0 */
compatible = "ti,sysc-omap2", "ti,sysc";
reg = <0x90000 0x4>,
<0x90010 0x4>,
<0x90014 0x4>;
reg-names = "rev", "sysc", "syss";
ti,sysc-mask = <(SYSC_OMAP2_SOFTRESET |
SYSC_OMAP2_AUTOIDLE)>;
ti,sysc-sidle = <SYSC_IDLE_FORCE>,
<SYSC_IDLE_NO>,
<SYSC_IDLE_SMART>;
ti,syss-mask = <1>;
/* Domains (P, C): l3init_pwrdm, l3init_clkdm */
clocks = <&l3init_clkctrl DRA7_L3INIT_OCP2SCP3_CLKCTRL 0>;
clock-names = "fck";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x90000 0x8000>;
ocp2scp@0 {
compatible = "ti,omap-ocp2scp";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0 0 0x8000>;
reg = <0x0 0x20>;
pcie1_phy: pciephy@4000 {
compatible = "ti,phy-pipe3-pcie";
reg = <0x4000 0x80>, /* phy_rx */
<0x4400 0x64>; /* phy_tx */
reg-names = "phy_rx", "phy_tx";
syscon-phy-power = <&scm_conf_pcie 0x1c>;
syscon-pcs = <&scm_conf_pcie 0x10>;
clocks = <&dpll_pcie_ref_ck>,
<&dpll_pcie_ref_m2ldo_ck>,
<&pcie_clkctrl DRA7_PCIE_PCIE1_CLKCTRL 8>,
<&pcie_clkctrl DRA7_PCIE_PCIE1_CLKCTRL 9>,
<&pcie_clkctrl DRA7_PCIE_PCIE1_CLKCTRL 10>,
<&optfclk_pciephy_div>,
<&sys_clkin1>;
clock-names = "dpll_ref", "dpll_ref_m2",
"wkupclk", "refclk",
"div-clk", "phy-div", "sysclk";
#phy-cells = <0>;
};
pcie2_phy: pciephy@5000 {
compatible = "ti,phy-pipe3-pcie";
reg = <0x5000 0x80>, /* phy_rx */
<0x5400 0x64>; /* phy_tx */
reg-names = "phy_rx", "phy_tx";
syscon-phy-power = <&scm_conf_pcie 0x20>;
syscon-pcs = <&scm_conf_pcie 0x10>;
clocks = <&dpll_pcie_ref_ck>,
<&dpll_pcie_ref_m2ldo_ck>,
<&pcie_clkctrl DRA7_PCIE_PCIE2_CLKCTRL 8>,
<&pcie_clkctrl DRA7_PCIE_PCIE2_CLKCTRL 9>,
<&pcie_clkctrl DRA7_PCIE_PCIE2_CLKCTRL 10>,
<&optfclk_pciephy_div>,
<&sys_clkin1>;
clock-names = "dpll_ref", "dpll_ref_m2",
"wkupclk", "refclk",
"div-clk", "phy-div", "sysclk";
#phy-cells = <0>;
status = "disabled";
};
sata_phy: phy@6000 {
compatible = "ti,phy-pipe3-sata";
reg = <0x6000 0x80>, /* phy_rx */
<0x6400 0x64>, /* phy_tx */
<0x6800 0x40>; /* pll_ctrl */
reg-names = "phy_rx", "phy_tx", "pll_ctrl";
syscon-phy-power = <&scm_conf 0x374>;
clocks = <&sys_clkin1>,
<&l3init_clkctrl DRA7_L3INIT_SATA_CLKCTRL 8>;
clock-names = "sysclk", "refclk";
syscon-pllreset = <&scm_conf 0x3fc>;
#phy-cells = <0>;
};
};
};
target-module@a0000 { /* 0x4a0a0000, ap 15 40.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0xa0000 0x8000>;
};
target-module@d9000 { /* 0x4a0d9000, ap 17 72.0 */
compatible = "ti,sysc-omap4-sr", "ti,sysc";
reg = <0xd9038 0x4>;
reg-names = "sysc";
ti,sysc-mask = <SYSC_OMAP3_SR_ENAWAKEUP>;
ti,sysc-sidle = <SYSC_IDLE_FORCE>,
<SYSC_IDLE_NO>,
<SYSC_IDLE_SMART>,
<SYSC_IDLE_SMART_WKUP>;
/* Domains (P, C): coreaon_pwrdm, coreaon_clkdm */
clocks = <&coreaon_clkctrl DRA7_COREAON_SMARTREFLEX_MPU_CLKCTRL 0>;
clock-names = "fck";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0xd9000 0x1000>;
/* SmartReflex child device marked reserved in TRM */
};
target-module@dd000 { /* 0x4a0dd000, ap 19 18.0 */
compatible = "ti,sysc-omap4-sr", "ti,sysc";
reg = <0xdd038 0x4>;
reg-names = "sysc";
ti,sysc-mask = <SYSC_OMAP3_SR_ENAWAKEUP>;
ti,sysc-sidle = <SYSC_IDLE_FORCE>,
<SYSC_IDLE_NO>,
<SYSC_IDLE_SMART>,
<SYSC_IDLE_SMART_WKUP>;
/* Domains (P, C): coreaon_pwrdm, coreaon_clkdm */
clocks = <&coreaon_clkctrl DRA7_COREAON_SMARTREFLEX_CORE_CLKCTRL 0>;
clock-names = "fck";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0xdd000 0x1000>;
/* SmartReflex child device marked reserved in TRM */
};
target-module@e0000 { /* 0x4a0e0000, ap 21 28.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0xe0000 0x1000>;
};
target-module@f4000 { /* 0x4a0f4000, ap 23 04.0 */
compatible = "ti,sysc-omap4", "ti,sysc";
reg = <0xf4000 0x4>,
<0xf4010 0x4>;
reg-names = "rev", "sysc";
ti,sysc-mask = <SYSC_OMAP4_SOFTRESET>;
ti,sysc-sidle = <SYSC_IDLE_FORCE>,
<SYSC_IDLE_NO>,
<SYSC_IDLE_SMART>;
/* Domains (P, C): core_pwrdm, l4cfg_clkdm */
clocks = <&l4cfg_clkctrl DRA7_L4CFG_MAILBOX1_CLKCTRL 0>;
clock-names = "fck";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0xf4000 0x1000>;
mailbox1: mailbox@0 {
compatible = "ti,omap4-mailbox";
reg = <0x0 0x200>;
interrupts = <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 134 IRQ_TYPE_LEVEL_HIGH>;
#mbox-cells = <1>;
ti,mbox-num-users = <3>;
ti,mbox-num-fifos = <8>;
status = "disabled";
};
};
target-module@f6000 { /* 0x4a0f6000, ap 25 78.0 */
compatible = "ti,sysc-omap2", "ti,sysc";
reg = <0xf6000 0x4>,
<0xf6010 0x4>,
<0xf6014 0x4>;
reg-names = "rev", "sysc", "syss";
ti,sysc-mask = <(SYSC_OMAP2_ENAWAKEUP |
SYSC_OMAP2_SOFTRESET |
SYSC_OMAP2_AUTOIDLE)>;
ti,sysc-sidle = <SYSC_IDLE_FORCE>,
<SYSC_IDLE_NO>,
<SYSC_IDLE_SMART>;
ti,syss-mask = <1>;
/* Domains (P, C): core_pwrdm, l4cfg_clkdm */
clocks = <&l4cfg_clkctrl DRA7_L4CFG_SPINLOCK_CLKCTRL 0>;
clock-names = "fck";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0xf6000 0x1000>;
hwspinlock: spinlock@0 {
compatible = "ti,omap4-hwspinlock";
reg = <0x0 0x1000>;
#hwlock-cells = <1>;
};
};
};
segment@100000 { /* 0x4a100000 */
compatible = "simple-pm-bus";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x00002000 0x00102000 0x001000>, /* ap 27 */
<0x00003000 0x00103000 0x001000>, /* ap 28 */
<0x00008000 0x00108000 0x001000>, /* ap 29 */
<0x00009000 0x00109000 0x001000>, /* ap 30 */
<0x00040000 0x00140000 0x010000>, /* ap 31 */
<0x00050000 0x00150000 0x001000>, /* ap 32 */
<0x00051000 0x00151000 0x001000>, /* ap 33 */
<0x00052000 0x00152000 0x001000>, /* ap 34 */
<0x00053000 0x00153000 0x001000>, /* ap 35 */
<0x00054000 0x00154000 0x001000>, /* ap 36 */
<0x00055000 0x00155000 0x001000>, /* ap 37 */
<0x00056000 0x00156000 0x001000>, /* ap 38 */
<0x00057000 0x00157000 0x001000>, /* ap 39 */
<0x00058000 0x00158000 0x001000>, /* ap 40 */
<0x0005b000 0x0015b000 0x001000>, /* ap 41 */
<0x0005c000 0x0015c000 0x001000>, /* ap 42 */
<0x0005d000 0x0015d000 0x001000>, /* ap 45 */
<0x0005e000 0x0015e000 0x001000>, /* ap 46 */
<0x0005f000 0x0015f000 0x001000>, /* ap 47 */
<0x00060000 0x00160000 0x001000>, /* ap 48 */
<0x00061000 0x00161000 0x001000>, /* ap 49 */
<0x00062000 0x00162000 0x001000>, /* ap 50 */
<0x00063000 0x00163000 0x001000>, /* ap 51 */
<0x00064000 0x00164000 0x001000>, /* ap 52 */
<0x00065000 0x00165000 0x001000>, /* ap 53 */
<0x00066000 0x00166000 0x001000>, /* ap 54 */
<0x00067000 0x00167000 0x001000>, /* ap 55 */
<0x00068000 0x00168000 0x001000>, /* ap 56 */
<0x0006d000 0x0016d000 0x001000>, /* ap 57 */
<0x0006e000 0x0016e000 0x001000>, /* ap 58 */
<0x00071000 0x00171000 0x001000>, /* ap 61 */
<0x00072000 0x00172000 0x001000>, /* ap 62 */
<0x00073000 0x00173000 0x001000>, /* ap 63 */
<0x00074000 0x00174000 0x001000>, /* ap 64 */
<0x00075000 0x00175000 0x001000>, /* ap 65 */
<0x00076000 0x00176000 0x001000>, /* ap 66 */
<0x00077000 0x00177000 0x001000>, /* ap 67 */
<0x00078000 0x00178000 0x001000>, /* ap 68 */
<0x00081000 0x00181000 0x001000>, /* ap 69 */
<0x00082000 0x00182000 0x001000>, /* ap 70 */
<0x00083000 0x00183000 0x001000>, /* ap 71 */
<0x00084000 0x00184000 0x001000>, /* ap 72 */
<0x00085000 0x00185000 0x001000>, /* ap 73 */
<0x00086000 0x00186000 0x001000>, /* ap 74 */
<0x00087000 0x00187000 0x001000>, /* ap 75 */
<0x00088000 0x00188000 0x001000>, /* ap 76 */
<0x00069000 0x00169000 0x001000>, /* ap 103 */
<0x0006a000 0x0016a000 0x001000>, /* ap 104 */
<0x00079000 0x00179000 0x001000>, /* ap 105 */
<0x0007a000 0x0017a000 0x001000>, /* ap 106 */
<0x0006b000 0x0016b000 0x001000>, /* ap 107 */
<0x0006c000 0x0016c000 0x001000>, /* ap 108 */
<0x0007b000 0x0017b000 0x001000>, /* ap 121 */
<0x0007c000 0x0017c000 0x001000>, /* ap 122 */
<0x0007d000 0x0017d000 0x001000>, /* ap 123 */
<0x0007e000 0x0017e000 0x001000>, /* ap 124 */
<0x00059000 0x00159000 0x001000>, /* ap 125 */
<0x0005a000 0x0015a000 0x001000>; /* ap 126 */
target-module@2000 { /* 0x4a102000, ap 27 3c.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x2000 0x1000>;
};
target-module@8000 { /* 0x4a108000, ap 29 1e.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x8000 0x1000>;
};
target-module@40000 { /* 0x4a140000, ap 31 06.0 */
compatible = "ti,sysc-omap4", "ti,sysc";
reg = <0x400fc 4>,
<0x41100 4>;
reg-names = "rev", "sysc";
ti,sysc-midle = <SYSC_IDLE_FORCE>,
<SYSC_IDLE_NO>,
<SYSC_IDLE_SMART>;
ti,sysc-sidle = <SYSC_IDLE_FORCE>,
<SYSC_IDLE_NO>,
<SYSC_IDLE_SMART>,
<SYSC_IDLE_SMART_WKUP>;
power-domains = <&prm_l3init>;
clocks = <&l3init_clkctrl DRA7_L3INIT_SATA_CLKCTRL 0>;
clock-names = "fck";
#size-cells = <1>;
#address-cells = <1>;
ranges = <0x0 0x40000 0x10000>;
sata: sata@0 {
compatible = "snps,dwc-ahci";
reg = <0 0x1100>, <0x1100 0x8>;
interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>;
phys = <&sata_phy>;
phy-names = "sata-phy";
clocks = <&l3init_clkctrl DRA7_L3INIT_SATA_CLKCTRL 8>;
ports-implemented = <0x1>;
};
};
target-module@51000 { /* 0x4a151000, ap 33 50.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x51000 0x1000>;
};
target-module@53000 { /* 0x4a153000, ap 35 54.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x53000 0x1000>;
};
target-module@55000 { /* 0x4a155000, ap 37 46.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x55000 0x1000>;
};
target-module@57000 { /* 0x4a157000, ap 39 58.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x57000 0x1000>;
};
target-module@59000 { /* 0x4a159000, ap 125 6a.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x59000 0x1000>;
};
target-module@5b000 { /* 0x4a15b000, ap 41 60.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x5b000 0x1000>;
};
target-module@5d000 { /* 0x4a15d000, ap 45 3a.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x5d000 0x1000>;
};
target-module@5f000 { /* 0x4a15f000, ap 47 56.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x5f000 0x1000>;
};
target-module@61000 { /* 0x4a161000, ap 49 32.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x61000 0x1000>;
};
target-module@63000 { /* 0x4a163000, ap 51 5c.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x63000 0x1000>;
};
target-module@65000 { /* 0x4a165000, ap 53 4e.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x65000 0x1000>;
};
target-module@67000 { /* 0x4a167000, ap 55 5e.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x67000 0x1000>;
};
target-module@69000 { /* 0x4a169000, ap 103 4a.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x69000 0x1000>;
};
target-module@6b000 { /* 0x4a16b000, ap 107 52.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x6b000 0x1000>;
};
target-module@6d000 { /* 0x4a16d000, ap 57 68.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x6d000 0x1000>;
};
target-module@71000 { /* 0x4a171000, ap 61 48.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x71000 0x1000>;
};
target-module@73000 { /* 0x4a173000, ap 63 2a.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x73000 0x1000>;
};
target-module@75000 { /* 0x4a175000, ap 65 64.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x75000 0x1000>;
};
target-module@77000 { /* 0x4a177000, ap 67 66.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x77000 0x1000>;
};
target-module@79000 { /* 0x4a179000, ap 105 34.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x79000 0x1000>;
};
target-module@7b000 { /* 0x4a17b000, ap 121 7c.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x7b000 0x1000>;
};
target-module@7d000 { /* 0x4a17d000, ap 123 7e.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x7d000 0x1000>;
};
target-module@81000 { /* 0x4a181000, ap 69 26.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x81000 0x1000>;
};
target-module@83000 { /* 0x4a183000, ap 71 2e.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x83000 0x1000>;
};
target-module@85000 { /* 0x4a185000, ap 73 36.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x85000 0x1000>;
};
target-module@87000 { /* 0x4a187000, ap 75 74.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x87000 0x1000>;
};
};
segment@200000 { /* 0x4a200000 */
compatible = "simple-pm-bus";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x00018000 0x00218000 0x001000>, /* ap 43 */
<0x00019000 0x00219000 0x001000>, /* ap 44 */
<0x00000000 0x00200000 0x001000>, /* ap 77 */
<0x00001000 0x00201000 0x001000>, /* ap 78 */
<0x0000a000 0x0020a000 0x001000>, /* ap 79 */
<0x0000b000 0x0020b000 0x001000>, /* ap 80 */
<0x0000c000 0x0020c000 0x001000>, /* ap 81 */
<0x0000d000 0x0020d000 0x001000>, /* ap 82 */
<0x0000e000 0x0020e000 0x001000>, /* ap 83 */
<0x0000f000 0x0020f000 0x001000>, /* ap 84 */
<0x00010000 0x00210000 0x001000>, /* ap 85 */
<0x00011000 0x00211000 0x001000>, /* ap 86 */
<0x00012000 0x00212000 0x001000>, /* ap 87 */
<0x00013000 0x00213000 0x001000>, /* ap 88 */
<0x00014000 0x00214000 0x001000>, /* ap 89 */
<0x00015000 0x00215000 0x001000>, /* ap 90 */
<0x0002a000 0x0022a000 0x001000>, /* ap 91 */
<0x0002b000 0x0022b000 0x001000>, /* ap 92 */
<0x0001c000 0x0021c000 0x001000>, /* ap 93 */
<0x0001d000 0x0021d000 0x001000>, /* ap 94 */
<0x0001e000 0x0021e000 0x001000>, /* ap 95 */
<0x0001f000 0x0021f000 0x001000>, /* ap 96 */
<0x00020000 0x00220000 0x001000>, /* ap 97 */
<0x00021000 0x00221000 0x001000>, /* ap 98 */
<0x00024000 0x00224000 0x001000>, /* ap 99 */
<0x00025000 0x00225000 0x001000>, /* ap 100 */
<0x00026000 0x00226000 0x001000>, /* ap 101 */
<0x00027000 0x00227000 0x001000>, /* ap 102 */
<0x0002c000 0x0022c000 0x001000>, /* ap 109 */
<0x0002d000 0x0022d000 0x001000>, /* ap 110 */
<0x0002e000 0x0022e000 0x001000>, /* ap 111 */
<0x0002f000 0x0022f000 0x001000>, /* ap 112 */
<0x00030000 0x00230000 0x001000>, /* ap 113 */
<0x00031000 0x00231000 0x001000>, /* ap 114 */
<0x00032000 0x00232000 0x001000>, /* ap 115 */
<0x00033000 0x00233000 0x001000>, /* ap 116 */
<0x00034000 0x00234000 0x001000>, /* ap 117 */
<0x00035000 0x00235000 0x001000>, /* ap 118 */
<0x00036000 0x00236000 0x001000>, /* ap 119 */
<0x00037000 0x00237000 0x001000>, /* ap 120 */
<0x0001a000 0x0021a000 0x001000>, /* ap 127 */
<0x0001b000 0x0021b000 0x001000>; /* ap 128 */
target-module@0 { /* 0x4a200000, ap 77 3e.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x0 0x1000>;
};
target-module@a000 { /* 0x4a20a000, ap 79 30.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0xa000 0x1000>;
};
target-module@c000 { /* 0x4a20c000, ap 81 0c.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0xc000 0x1000>;
};
target-module@e000 { /* 0x4a20e000, ap 83 22.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0xe000 0x1000>;
};
target-module@10000 { /* 0x4a210000, ap 85 14.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x10000 0x1000>;
};
target-module@12000 { /* 0x4a212000, ap 87 16.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x12000 0x1000>;
};
target-module@14000 { /* 0x4a214000, ap 89 1c.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x14000 0x1000>;
};
target-module@18000 { /* 0x4a218000, ap 43 12.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x18000 0x1000>;
};
target-module@1a000 { /* 0x4a21a000, ap 127 7a.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x1a000 0x1000>;
};
target-module@1c000 { /* 0x4a21c000, ap 93 38.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x1c000 0x1000>;
};
target-module@1e000 { /* 0x4a21e000, ap 95 0a.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x1e000 0x1000>;
};
target-module@20000 { /* 0x4a220000, ap 97 24.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x20000 0x1000>;
};
target-module@24000 { /* 0x4a224000, ap 99 44.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x24000 0x1000>;
};
target-module@26000 { /* 0x4a226000, ap 101 2c.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x26000 0x1000>;
};
target-module@2a000 { /* 0x4a22a000, ap 91 4c.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x2a000 0x1000>;
};
target-module@2c000 { /* 0x4a22c000, ap 109 6c.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x2c000 0x1000>;
};
target-module@2e000 { /* 0x4a22e000, ap 111 6e.0 */
compatible = "ti,sysc";
status = "disabled";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x2e000 0x1000>;
};
target-module@30000 { /* 0x4a230000, ap 113 70.0 */
compatible = "ti,sysc";