-
Notifications
You must be signed in to change notification settings - Fork 6.1k
/
can_numaker.c
298 lines (254 loc) · 10.5 KB
/
can_numaker.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
/*
* Copyright (c) 2023 Nuvoton Technology Corporation.
*
* SPDX-License-Identifier: Apache-2.0
*/
#define DT_DRV_COMPAT nuvoton_numaker_canfd
#include <zephyr/drivers/reset.h>
#include <zephyr/drivers/pinctrl.h>
#include <zephyr/drivers/can.h>
#include <zephyr/drivers/can/can_mcan.h>
#include <zephyr/drivers/clock_control.h>
#include <zephyr/drivers/clock_control/clock_control_numaker.h>
#include <zephyr/logging/log.h>
#include <soc.h>
#include <NuMicro.h>
LOG_MODULE_REGISTER(can_numaker, CONFIG_CAN_LOG_LEVEL);
/* CANFD Clock Source Selection */
#define NUMAKER_CANFD_CLKSEL_HXT 0
#define NUMAKER_CANFD_CLKSEL_PLL_DIV2 1
#define NUMAKER_CANFD_CLKSEL_HCLK 2
#define NUMAKER_CANFD_CLKSEL_HIRC 3
/* Implementation notes
* 1. Use Bosch M_CAN driver (m_can) as backend
* 2. Need to modify can_numaker_get_core_clock() for new SOC support
*/
struct can_numaker_config {
mm_reg_t canfd_base;
mem_addr_t mrba;
mem_addr_t mram;
const struct reset_dt_spec reset;
uint32_t clk_modidx;
uint32_t clk_src;
uint32_t clk_div;
const struct device *clk_dev;
void (*irq_config_func)(const struct device *dev);
const struct pinctrl_dev_config *pincfg;
};
static int can_numaker_get_core_clock(const struct device *dev, uint32_t *rate)
{
const struct can_mcan_config *mcan_config = dev->config;
const struct can_numaker_config *config = mcan_config->custom;
uint32_t clksrc_rate_idx;
uint32_t clkdiv_divider;
/* Module clock source rate */
clksrc_rate_idx = CLK_GetModuleClockSource(config->clk_modidx);
/* Module clock divider */
clkdiv_divider = CLK_GetModuleClockDivider(config->clk_modidx) + 1;
switch (clksrc_rate_idx) {
case NUMAKER_CANFD_CLKSEL_HXT:
*rate = __HXT / clkdiv_divider;
break;
case NUMAKER_CANFD_CLKSEL_PLL_DIV2:
*rate = (CLK_GetPLLClockFreq() / 2) / clkdiv_divider;
break;
case NUMAKER_CANFD_CLKSEL_HCLK:
*rate = CLK_GetHCLKFreq() / clkdiv_divider;
break;
case NUMAKER_CANFD_CLKSEL_HIRC:
*rate = __HIRC / clkdiv_divider;
break;
default:
LOG_ERR("Invalid clock source rate index");
return -EIO;
}
LOG_DBG("Clock rate index/divider: %d/%d", clksrc_rate_idx, clkdiv_divider);
return 0;
}
static inline int can_numaker_init_unlocked(const struct device *dev)
{
const struct can_mcan_config *mcan_config = dev->config;
const struct can_numaker_config *config = mcan_config->custom;
struct numaker_scc_subsys scc_subsys;
int rc;
memset(&scc_subsys, 0x00, sizeof(scc_subsys));
scc_subsys.subsys_id = NUMAKER_SCC_SUBSYS_ID_PCC;
scc_subsys.pcc.clk_modidx = config->clk_modidx;
scc_subsys.pcc.clk_src = config->clk_src;
scc_subsys.pcc.clk_div = config->clk_div;
/* To enable clock */
rc = clock_control_on(config->clk_dev, (clock_control_subsys_t) &scc_subsys);
if (rc < 0) {
return rc;
}
/* To set module clock */
rc = clock_control_configure(config->clk_dev, (clock_control_subsys_t)&scc_subsys, NULL);
if (rc < 0) {
return rc;
}
/* Configure pinmux (NuMaker's SYS MFP) */
rc = pinctrl_apply_state(config->pincfg, PINCTRL_STATE_DEFAULT);
if (rc < 0) {
return rc;
}
/* Reset CAN to default state, same as BSP's SYS_ResetModule(id_rst) */
reset_line_toggle_dt(&config->reset);
config->irq_config_func(dev);
rc = can_mcan_configure_mram(dev, config->mrba, config->mram);
if (rc != 0) {
return rc;
}
rc = can_mcan_init(dev);
if (rc < 0) {
LOG_ERR("Failed to initialize mcan: %d", rc);
return rc;
}
#if CONFIG_CAN_LOG_LEVEL >= LOG_LEVEL_DBG
uint32_t rate;
rc = can_numaker_get_core_clock(dev, &rate);
if (rc < 0) {
return rc;
}
LOG_DBG("CAN core clock: %d", rate);
#endif
return rc;
}
static int can_numaker_init(const struct device *dev)
{
const struct can_mcan_config *mcan_config = dev->config;
const struct can_numaker_config *config = mcan_config->custom;
int rc;
if (!device_is_ready(config->reset.dev)) {
LOG_ERR("reset controller not ready");
return -ENODEV;
}
if (!device_is_ready(config->clk_dev)) {
LOG_ERR("clock controller not ready");
return -ENODEV;
}
SYS_UnlockReg();
rc = can_numaker_init_unlocked(dev);
SYS_LockReg();
return rc;
}
static const struct can_driver_api can_numaker_driver_api = {
.get_capabilities = can_mcan_get_capabilities,
.start = can_mcan_start,
.stop = can_mcan_stop,
.set_mode = can_mcan_set_mode,
.set_timing = can_mcan_set_timing,
.send = can_mcan_send,
.add_rx_filter = can_mcan_add_rx_filter,
.remove_rx_filter = can_mcan_remove_rx_filter,
#ifdef CONFIG_CAN_MANUAL_RECOVERY_MODE
.recover = can_mcan_recover,
#endif /* CONFIG_CAN_MANUAL_RECOVERY_MODE */
.get_state = can_mcan_get_state,
.set_state_change_callback = can_mcan_set_state_change_callback,
.get_core_clock = can_numaker_get_core_clock,
.get_max_filters = can_mcan_get_max_filters,
.timing_min = CAN_MCAN_TIMING_MIN_INITIALIZER,
.timing_max = CAN_MCAN_TIMING_MAX_INITIALIZER,
#ifdef CONFIG_CAN_FD_MODE
.set_timing_data = can_mcan_set_timing_data,
.timing_data_min = CAN_MCAN_TIMING_DATA_MIN_INITIALIZER,
.timing_data_max = CAN_MCAN_TIMING_DATA_MAX_INITIALIZER,
#endif /* CONFIG_CAN_FD_MODE */
};
static int can_numaker_read_reg(const struct device *dev, uint16_t reg, uint32_t *val)
{
const struct can_mcan_config *mcan_cfg = dev->config;
const struct can_numaker_config *numaker_cfg = mcan_cfg->custom;
return can_mcan_sys_read_reg(numaker_cfg->canfd_base, reg, val);
}
static int can_numaker_write_reg(const struct device *dev, uint16_t reg, uint32_t val)
{
const struct can_mcan_config *mcan_cfg = dev->config;
const struct can_numaker_config *numaker_cfg = mcan_cfg->custom;
return can_mcan_sys_write_reg(numaker_cfg->canfd_base, reg, val);
}
static int can_numaker_read_mram(const struct device *dev, uint16_t offset, void *dst, size_t len)
{
const struct can_mcan_config *mcan_cfg = dev->config;
const struct can_numaker_config *numaker_cfg = mcan_cfg->custom;
return can_mcan_sys_read_mram(numaker_cfg->mram, offset, dst, len);
}
static int can_numaker_write_mram(const struct device *dev, uint16_t offset, const void *src,
size_t len)
{
const struct can_mcan_config *mcan_cfg = dev->config;
const struct can_numaker_config *numaker_cfg = mcan_cfg->custom;
return can_mcan_sys_write_mram(numaker_cfg->mram, offset, src, len);
}
static int can_numaker_clear_mram(const struct device *dev, uint16_t offset, size_t len)
{
const struct can_mcan_config *mcan_cfg = dev->config;
const struct can_numaker_config *numaker_cfg = mcan_cfg->custom;
return can_mcan_sys_clear_mram(numaker_cfg->mram, offset, len);
}
static const struct can_mcan_ops can_numaker_ops = {
.read_reg = can_numaker_read_reg,
.write_reg = can_numaker_write_reg,
.read_mram = can_numaker_read_mram,
.write_mram = can_numaker_write_mram,
.clear_mram = can_numaker_clear_mram,
};
#define NUMAKER_CLKCTRL_DEV_INIT(inst) \
.clk_dev = DEVICE_DT_GET(DT_PARENT(DT_INST_CLOCKS_CTLR(inst))),
#define NUMAKER_PINCTRL_DEFINE(inst) \
PINCTRL_DT_INST_DEFINE(inst);
#define NUMAKER_PINCTRL_INIT(inst) \
.pincfg = PINCTRL_DT_INST_DEV_CONFIG_GET(inst),
#define CAN_NUMAKER_INIT(inst) \
NUMAKER_PINCTRL_DEFINE(inst); \
CAN_MCAN_DT_INST_CALLBACKS_DEFINE(inst, can_numaker_cbs_##inst); \
\
static void can_numaker_irq_config_func_##inst(const struct device *dev) \
{ \
IRQ_CONNECT(DT_INST_IRQ_BY_NAME(inst, int0, irq), \
DT_INST_IRQ_BY_NAME(inst, int0, priority), \
can_mcan_line_0_isr, \
DEVICE_DT_INST_GET(inst), \
0); \
irq_enable(DT_INST_IRQ_BY_NAME(inst, int0, irq)); \
IRQ_CONNECT(DT_INST_IRQ_BY_NAME(inst, int1, irq), \
DT_INST_IRQ_BY_NAME(inst, int1, priority), \
can_mcan_line_1_isr, \
DEVICE_DT_INST_GET(inst), \
0); \
irq_enable(DT_INST_IRQ_BY_NAME(inst, int1, irq)); \
} \
\
static const struct can_numaker_config can_numaker_config_##inst = { \
.canfd_base = CAN_MCAN_DT_INST_MCAN_ADDR(inst), \
.mrba = CAN_MCAN_DT_INST_MRBA(inst), \
.mram = CAN_MCAN_DT_INST_MRAM_ADDR(inst), \
.reset = RESET_DT_SPEC_INST_GET(inst), \
.clk_modidx = DT_INST_CLOCKS_CELL(inst, clock_module_index), \
.clk_src = DT_INST_CLOCKS_CELL(inst, clock_source), \
.clk_div = DT_INST_CLOCKS_CELL(inst, clock_divider), \
NUMAKER_CLKCTRL_DEV_INIT(inst) \
.irq_config_func = can_numaker_irq_config_func_##inst, \
NUMAKER_PINCTRL_INIT(inst) \
}; \
\
static const struct can_mcan_config can_mcan_config_##inst = \
CAN_MCAN_DT_CONFIG_INST_GET(inst, \
&can_numaker_config_##inst, \
&can_numaker_ops, \
&can_numaker_cbs_##inst); \
\
static uint32_t can_numaker_data_##inst; \
\
static struct can_mcan_data can_mcan_data_##inst = \
CAN_MCAN_DATA_INITIALIZER(&can_numaker_data_ ## inst); \
\
CAN_DEVICE_DT_INST_DEFINE(inst, \
can_numaker_init, \
NULL, \
&can_mcan_data_##inst, \
&can_mcan_config_##inst, \
POST_KERNEL, \
CONFIG_CAN_INIT_PRIORITY, \
&can_numaker_driver_api); \
DT_INST_FOREACH_STATUS_OKAY(CAN_NUMAKER_INIT);