Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

ARM: MPU faults should indicate faulting memory address #8293

Closed
andrewboie opened this issue Jun 8, 2018 · 3 comments
Closed

ARM: MPU faults should indicate faulting memory address #8293

andrewboie opened this issue Jun 8, 2018 · 3 comments
Labels
area: ARM ARM (32-bit) Architecture

Comments

@andrewboie
Copy link
Contributor

MPU faults print something like this:

�***** MPU FAULT *****
  Executing thread ID (thread): 0x20002a00
  Faulting instruction address:  0x57a7150c
  Instruction Access Violation
Fatal fault in thread 0x20002a00! Aborting.

We need it to show the memory address which was being accessed to trigger the fault which will greatly assist with debugging issues.

@nashif nashif added Enhancement Changes/Updates/Additions to existing features area: ARM ARM (32-bit) Architecture labels Jun 8, 2018
@ioannisg
Copy link
Member

ioannisg commented Jun 8, 2018

@andrewboie I believe they do, already.
http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0553a/ch02s04s01.html

In brief: in ARMv7-M and ARMv8-M the CPU indicates the faulting address only in case of data access violation (DACCVIOL). We already support this. But there is nothing we can do for IACCVIOL.

@agross-linaro , could you confirm this?

@andrewboie
Copy link
Contributor Author

in that case we can close this

@ioannisg
Copy link
Member

that's my opinion, at least.

@ioannisg ioannisg added wontfix and removed Enhancement Changes/Updates/Additions to existing features labels Jun 22, 2018
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
area: ARM ARM (32-bit) Architecture
Projects
None yet
Development

No branches or pull requests

4 participants