Skip to content
View ZiFengZhao's full-sized avatar
  • Fudan University
  • Shanghai
Block or Report

Block or report ZiFengZhao

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. writing-your-first-riscv-simulator writing-your-first-riscv-simulator Public

    Forked from plctlab/writing-your-first-riscv-simulator

    《从零开始的RISC-V模拟器开发》配套的PPT和教学资料

    1

  2. Learning-NVDLA-Notes Learning-NVDLA-Notes Public

    Forked from JunningWu/Learning-NVDLA-Notes

    NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and try. Hope THIS PAGE may Helps you a bit. Contact Me:junning…

    1

  3. riscv-tests riscv-tests Public

    Forked from riscv-software-src/riscv-tests

    C

  4. black-parrot black-parrot Public

    Forked from black-parrot/black-parrot

    A Linux-capable RISC-V multicore for and by the world

    SystemVerilog

  5. cva6 cva6 Public

    Forked from openhwgroup/cva6

    The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

    C++

  6. Cores-SweRV Cores-SweRV Public

    Forked from chipsalliance/Cores-VeeR-EH1

    SweRV EH1 core

    SystemVerilog