-
Notifications
You must be signed in to change notification settings - Fork 0
/
alu.go
71 lines (67 loc) · 1.51 KB
/
alu.go
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
package rvsym
import (
"github.com/zyedidia/rvsym/pkg/smt"
)
type AluOp int
const (
AluAdd = 0b0000000000
AluSub = 0b0100000000
AluSlt = 0b0000000010
AluSltu = 0b0000000011
AluXor = 0b0000000100
AluSll = 0b0000000001
AluSrl = 0b0000000101
AluSra = 0b0100000101
AluOr = 0b0000000110
AluAnd = 0b0000000111
AluMul = 0b0000001000
AluMulH = 0b0000001001
AluMulHSU = 0b0000001010
AluMulHU = 0b0000001011
AluDiv = 0b0000001100
AluDivU = 0b0000001101
AluRem = 0b0000001110
AluRemU = 0b0000001111
)
func (m *Machine) alu(a, b smt.Int32, op AluOp, s *smt.Solver) smt.Int32 {
switch op {
case AluAdd:
return a.Add(b, s)
case AluSub:
return a.Sub(b, s)
case AluSlt:
return a.Slt(b, s)
case AluSltu:
return a.Ult(b, s)
case AluXor:
return a.Xor(b, s)
case AluSll:
// shifts only use bottom 5 bits
return a.Sll(b.And(smt.Int32{C: 0b11111}, s), s)
case AluSrl:
return a.Srl(b.And(smt.Int32{C: 0b11111}, s), s)
case AluSra:
return a.Sra(b.And(smt.Int32{C: 0b11111}, s), s)
case AluOr:
return a.Or(b, s)
case AluAnd:
return a.And(b, s)
case AluMul:
return a.Mul(b, s)
case AluMulH:
return a.ToInt64s(s).Mul(b.ToInt64s(s), s).Upper32(s)
case AluMulHSU:
return a.ToInt64s(s).Mul(b.ToInt64z(s), s).Upper32(s)
case AluMulHU:
return a.ToInt64z(s).Mul(b.ToInt64z(s), s).Upper32(s)
case AluDiv:
return a.Div(b, s)
case AluDivU:
return a.Divu(b, s)
case AluRem:
return a.Rem(b, s)
case AluRemU:
return a.Remu(b, s)
}
panic("invalid alu op")
}