Skip to content

Verilog design and testbench files for Flip Flop, Counters, RAM, FIFO, Shift Registers and other sequential logic circuits

License

Notifications You must be signed in to change notification settings

AlPrime2k1/Sequential-Logic-Circuits

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

10 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Sequential-Logic-Circuits

Verilog Design and Testbench files for Flip Flop, Counters, Shift registers, Single and Dual port RAM, FIFO and other sequential logic circuits.

About

Verilog design and testbench files for Flip Flop, Counters, RAM, FIFO, Shift Registers and other sequential logic circuits

Topics

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published