Samuelbec025 / Verilog-Matrix-Multiplier Public

Notifications You must be signed in to change notification settings
Fork 0
Star 0

This is a simple project that shows how to multiply two 8x8 matrixes in Verilog.

0 stars 0 forks Branches Tags Activity

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 7 Commits
sim		sim
src		src
README.md		README.md

Repository files navigation

Verilog Matrix Multiplier

Open Ended Project: Digital Systems Design Course, Spring 2024

Div: 4A

ECE Dept.

KLE Technological University

Team:

Sr. No.	Name	Roll No.	USN
1.	Samuel	104	01FE22BEC025
2.	Shreyas	106	01FE22BEC027
3.	Amol	148	01FE23BEC430

About

This is a simple project that shows how to multiply two 8x8 matrixes in Verilog.

matrix matrix-multiplication verilog xilinx xilinx-vivado digital-system-design

Report repository

Releases

No releases published

Packages

No packages published

Languages

Verilog 100.0%